{"id":"https://openalex.org/W1988289059","doi":"https://doi.org/10.1109/tvlsi.2014.2357181","title":"SA-FEMIP: A Self-Adaptive Features Extractor and Matcher IP-Core Based on Partially Reconfigurable FPGAs for Space Applications","display_name":"SA-FEMIP: A Self-Adaptive Features Extractor and Matcher IP-Core Based on Partially Reconfigurable FPGAs for Space Applications","publication_year":2014,"publication_date":"2014-09-30","ids":{"openalex":"https://openalex.org/W1988289059","doi":"https://doi.org/10.1109/tvlsi.2014.2357181","mag":"1988289059"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2014.2357181","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2014.2357181","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://porto.polito.it/2571938/","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026593274","display_name":"Stefano Di Carlo","orcid":"https://orcid.org/0000-0002-7512-5356"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Stefano Di Carlo","raw_affiliation_strings":["Department of Control and Computer Engineering, Politecnico di Torino, Turin, Italy","[Department of Control and Computer Engineering Politecnico di Torino, Turin, Italy]"],"affiliations":[{"raw_affiliation_string":"Department of Control and Computer Engineering, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"[Department of Control and Computer Engineering Politecnico di Torino, Turin, Italy]","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031192719","display_name":"Giulio Gambardella","orcid":"https://orcid.org/0000-0001-6183-5077"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giulio Gambardella","raw_affiliation_strings":["Department of Control and Computer Engineering, Politecnico di Torino, Turin, Italy","[Department of Control and Computer Engineering Politecnico di Torino, Turin, Italy]"],"affiliations":[{"raw_affiliation_string":"Department of Control and Computer Engineering, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"[Department of Control and Computer Engineering Politecnico di Torino, Turin, Italy]","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036258272","display_name":"P. Prinetto","orcid":"https://orcid.org/0000-0003-2400-8245"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Paolo Prinetto","raw_affiliation_strings":["Department of Control and Computer Engineering, Politecnico di Torino, Turin, Italy","[Department of Control and Computer Engineering Politecnico di Torino, Turin, Italy]"],"affiliations":[{"raw_affiliation_string":"Department of Control and Computer Engineering, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"[Department of Control and Computer Engineering Politecnico di Torino, Turin, Italy]","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063110361","display_name":"Daniele Rolfo","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Daniele Rolfo","raw_affiliation_strings":["Department of Control and Computer Engineering, Politecnico di Torino, Turin, Italy","[Department of Control and Computer Engineering Politecnico di Torino, Turin, Italy]"],"affiliations":[{"raw_affiliation_string":"Department of Control and Computer Engineering, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"[Department of Control and Computer Engineering Politecnico di Torino, Turin, Italy]","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015526649","display_name":"Pascal Trotta","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Pascal Trotta","raw_affiliation_strings":["Department of Control and Computer Engineering, Politecnico di Torino, Turin, Italy","[Department of Control and Computer Engineering Politecnico di Torino, Turin, Italy]"],"affiliations":[{"raw_affiliation_string":"Department of Control and Computer Engineering, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"[Department of Control and Computer Engineering Politecnico di Torino, Turin, Italy]","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5026593274"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":1.7299,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.87126216,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"23","issue":"10","first_page":"2198","last_page":"2208"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10627","display_name":"Advanced Image and Video Retrieval Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10627","display_name":"Advanced Image and Video Retrieval Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10191","display_name":"Robotics and Sensor-Based Localization","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2202","display_name":"Aerospace Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11192","display_name":"Underwater Vehicles and Communication Systems","score":0.9922000169754028,"subfield":{"id":"https://openalex.org/subfields/2212","display_name":"Ocean Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8420628309249878},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.7045274972915649},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6799200773239136},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.440432608127594},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3827018439769745},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37621259689331055},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.36516082286834717}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8420628309249878},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.7045274972915649},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6799200773239136},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.440432608127594},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3827018439769745},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37621259689331055},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.36516082286834717},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2014.2357181","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2014.2357181","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:porto.polito.it:2571938","is_oa":true,"landing_page_url":"http://porto.polito.it/2571938/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN:1063-8210","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:porto.polito.it:2571938","is_oa":true,"landing_page_url":"http://porto.polito.it/2571938/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN:1063-8210","raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W1531882376","https://openalex.org/W1572578004","https://openalex.org/W1677409904","https://openalex.org/W1998443102","https://openalex.org/W2043818435","https://openalex.org/W2068967581","https://openalex.org/W2070988824","https://openalex.org/W2091854345","https://openalex.org/W2092030771","https://openalex.org/W2099046646","https://openalex.org/W2110794641","https://openalex.org/W2111308925","https://openalex.org/W2111755266","https://openalex.org/W2112878765","https://openalex.org/W2117833517","https://openalex.org/W2118621726","https://openalex.org/W2119605622","https://openalex.org/W2124386111","https://openalex.org/W2136051274","https://openalex.org/W2151014835","https://openalex.org/W2155098109","https://openalex.org/W2158059210","https://openalex.org/W2158829454","https://openalex.org/W2320724948","https://openalex.org/W2532274241","https://openalex.org/W2533214323","https://openalex.org/W2540791900","https://openalex.org/W2986378528","https://openalex.org/W2997169974","https://openalex.org/W3146662420","https://openalex.org/W4205398292","https://openalex.org/W4252813286","https://openalex.org/W4285719527","https://openalex.org/W6631877966","https://openalex.org/W6634326241","https://openalex.org/W6771707327"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W2074043759","https://openalex.org/W3042736233","https://openalex.org/W2082487009","https://openalex.org/W2373535795","https://openalex.org/W2406926880","https://openalex.org/W4237139544","https://openalex.org/W4210772589"],"abstract_inverted_index":{"Video-based":[0],"navigation":[1],"(VBN)":[2],"is":[3,73],"increasingly":[4],"used":[5],"in":[6],"space":[7],"applications":[8],"to":[9,28,75],"enable":[10],"autonomous":[11],"entry,":[12],"descent,":[13],"and":[14,23,32,68,96],"landing":[15],"of":[16,59,62,85],"aircrafts.":[17],"VBN":[18],"algorithms":[19],"require":[20],"real-time":[21],"performances":[22],"high":[24],"computational":[25],"capabilities,":[26],"especially":[27],"perform":[29],"features":[30,70],"extraction":[31,71],"matching":[33],"(FEM).":[34],"In":[35],"this":[36],"context,":[37],"field-programmable":[38],"gate":[39],"arrays":[40],"(FPGAs)":[41],"can":[42],"be":[43],"employed":[44],"as":[45],"efficient":[46],"hardware":[47],"accelerators.":[48],"This":[49],"paper":[50],"proposes":[51],"an":[52],"improved":[53],"FPGA-based":[54],"FEM":[55],"module.":[56,89],"Online":[57],"self-adaptation":[58],"the":[60,64,69,77,83,86,104],"parameters":[61],"both":[63],"image":[65],"noise":[66],"filter":[67],"algorithm":[72,78],"adopted":[74],"improve":[76],"robustness.":[79],"Experimental":[80],"results":[81],"demonstrate":[82],"effectiveness":[84],"proposed":[87],"self-adaptive":[88],"It":[90],"introduces":[91],"a":[92],"marginal":[93],"resource":[94],"overhead":[95],"no":[97],"timing":[98],"performance":[99],"degradation":[100],"when":[101],"compared":[102],"with":[103],"reference":[105],"state-of-the-art":[106],"architecture.":[107]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":4},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}