{"id":"https://openalex.org/W2046103068","doi":"https://doi.org/10.1109/tvlsi.2014.2357057","title":"Performance Analysis of a Low-Power High-Speed Hybrid 1-bit Full Adder Circuit","display_name":"Performance Analysis of a Low-Power High-Speed Hybrid 1-bit Full Adder Circuit","publication_year":2014,"publication_date":"2014-09-29","ids":{"openalex":"https://openalex.org/W2046103068","doi":"https://doi.org/10.1109/tvlsi.2014.2357057","mag":"2046103068"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2014.2357057","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2014.2357057","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089850885","display_name":"Partha Bhattacharyya","orcid":"https://orcid.org/0000-0003-0352-0995"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Partha Bhattacharyya","raw_affiliation_strings":["Department of Electronics and Telecommunication Engineering, Indian Institute of Engineering Science and Technology, Howrah, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunication Engineering, Indian Institute of Engineering Science and Technology, Howrah, India","institution_ids":["https://openalex.org/I98365261"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035655436","display_name":"Bijoy Kundu","orcid":"https://orcid.org/0000-0003-2683-9165"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Bijoy Kundu","raw_affiliation_strings":["Department of Electronics and Telecommunication Engineering, Indian Institute of Engineering Science and Technology, Howrah, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunication Engineering, Indian Institute of Engineering Science and Technology, Howrah, India","institution_ids":["https://openalex.org/I98365261"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087398413","display_name":"Sovan Ghosh","orcid":null},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sovan Ghosh","raw_affiliation_strings":["Department of Electronics and Telecommunication Engineering, Indian Institute of Engineering Science and Technology, Howrah, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunication Engineering, Indian Institute of Engineering Science and Technology, Howrah, India","institution_ids":["https://openalex.org/I98365261"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056138326","display_name":"Vinay Kumar","orcid":"https://orcid.org/0000-0002-3759-9091"},"institutions":[{"id":"https://openalex.org/I9523339","display_name":"National Institute of Technology Meghalaya","ror":"https://ror.org/020vd6n84","country_code":"IN","type":"education","lineage":["https://openalex.org/I9523339"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Vinay Kumar","raw_affiliation_strings":["Department of Electronics and Communication Engineering, National Institute of Technology Meghalaya, Shillong, India","[Department of Electronics and Communication Engineering, National Institute of Technology Meghalaya, Shillong, India]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, National Institute of Technology Meghalaya, Shillong, India","institution_ids":["https://openalex.org/I9523339"]},{"raw_affiliation_string":"[Department of Electronics and Communication Engineering, National Institute of Technology Meghalaya, Shillong, India]","institution_ids":["https://openalex.org/I9523339"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069928017","display_name":"Anup Dandapat","orcid":"https://orcid.org/0000-0002-0997-1220"},"institutions":[{"id":"https://openalex.org/I9523339","display_name":"National Institute of Technology Meghalaya","ror":"https://ror.org/020vd6n84","country_code":"IN","type":"education","lineage":["https://openalex.org/I9523339"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Anup Dandapat","raw_affiliation_strings":["Department of Electronics and Communication Engineering, National Institute of Technology Meghalaya, Shillong, India","[Department of Electronics and Communication Engineering, National Institute of Technology Meghalaya, Shillong, India]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, National Institute of Technology Meghalaya, Shillong, India","institution_ids":["https://openalex.org/I9523339"]},{"raw_affiliation_string":"[Department of Electronics and Communication Engineering, National Institute of Technology Meghalaya, Shillong, India]","institution_ids":["https://openalex.org/I9523339"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":9.945,"has_fulltext":false,"cited_by_count":316,"citation_normalized_percentile":{"value":0.98561585,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":100},"biblio":{"volume":"23","issue":"10","first_page":"2001","last_page":"2008"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8932337760925293},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7768114805221558},{"id":"https://openalex.org/keywords/transmission-gate","display_name":"Transmission gate","score":0.6733490228652954},{"id":"https://openalex.org/keywords/serial-binary-adder","display_name":"Serial binary adder","score":0.5267999768257141},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5026252269744873},{"id":"https://openalex.org/keywords/4-bit","display_name":"4-bit","score":0.4969775974750519},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.48334047198295593},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.4833033084869385},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43833035230636597},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.418795108795166},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.40480658411979675},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2904691696166992},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.23385122418403625},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2150052785873413},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1886071264743805}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8932337760925293},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7768114805221558},{"id":"https://openalex.org/C2780949067","wikidata":"https://www.wikidata.org/wiki/Q1136752","display_name":"Transmission gate","level":4,"score":0.6733490228652954},{"id":"https://openalex.org/C116206932","wikidata":"https://www.wikidata.org/wiki/Q7454686","display_name":"Serial binary adder","level":4,"score":0.5267999768257141},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5026252269744873},{"id":"https://openalex.org/C194986542","wikidata":"https://www.wikidata.org/wiki/Q229932","display_name":"4-bit","level":3,"score":0.4969775974750519},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.48334047198295593},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4833033084869385},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43833035230636597},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.418795108795166},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.40480658411979675},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2904691696166992},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.23385122418403625},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2150052785873413},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1886071264743805}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2014.2357057","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2014.2357057","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8399999737739563}],"awards":[],"funders":[{"id":"https://openalex.org/F4320310071","display_name":"Indian Institute of Science","ror":"https://ror.org/04dese585"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1518236483","https://openalex.org/W1842156172","https://openalex.org/W1882870471","https://openalex.org/W1984106834","https://openalex.org/W1994627436","https://openalex.org/W2000462061","https://openalex.org/W2019053100","https://openalex.org/W2026630818","https://openalex.org/W2047542418","https://openalex.org/W2067192709","https://openalex.org/W2071491936","https://openalex.org/W2093897975","https://openalex.org/W2115708774","https://openalex.org/W2119985366","https://openalex.org/W2124278579","https://openalex.org/W2131107384","https://openalex.org/W2138968074","https://openalex.org/W2140863609","https://openalex.org/W2141849037","https://openalex.org/W2155132174","https://openalex.org/W2157024459","https://openalex.org/W2157555699","https://openalex.org/W2159229333","https://openalex.org/W2535470237","https://openalex.org/W3103339143","https://openalex.org/W4242700761","https://openalex.org/W6638957527","https://openalex.org/W6662338011"],"related_works":["https://openalex.org/W1861470194","https://openalex.org/W2187717486","https://openalex.org/W4320030318","https://openalex.org/W2977485606","https://openalex.org/W3166220017","https://openalex.org/W2950842282","https://openalex.org/W2555468383","https://openalex.org/W2527584300","https://openalex.org/W2034767501","https://openalex.org/W3209042773"],"abstract_inverted_index":{"In":[0,210],"this":[1],"paper,":[2],"a":[3],"hybrid":[4,74],"1-bit":[5],"full":[6,81,166,215],"adder":[7,167,216],"design":[8,22,159],"employing":[9],"both":[10],"complementary":[11,65],"metal\u2013oxide\u2013semiconductor":[12],"(CMOS)":[13],"logic":[14,18],"and":[15,29,54,83,147,169,181,231],"transmission":[16,68,71,130],"gate":[17,69],"is":[19],"reported.":[20],"The":[21,36,158],"was":[23,38,105,160,170,221],"first":[24],"implemented":[25,39],"for":[26,32,163,205],"1":[27],"bit":[28,34],"then":[30],"extended":[31,162],"32":[33],"also.":[35],"circuit":[37],"using":[40],"Cadence":[41],"Virtuoso":[42],"tools":[43],"in":[44,227],"180-and":[45],"90-nm":[46,151],"technology.":[47],"Performance":[48],"parameters":[49],"such":[50,63],"as":[51,64],"power,":[52],"delay,":[53],"layout":[55],"area":[56],"were":[57,137],"compared":[58],"with":[59,76,111,128,176,212],"the":[60,92,119,135,213,218],"existing":[61,214],"designs":[62],"pass-transistor":[66],"logic,":[67],"adder,":[70,73,82],"function":[72],"pass-logic":[75],"static":[77],"CMOS":[78,125],"output":[79],"drive":[80],"so":[84],"on.":[85],"For":[86],"1.8-V":[87,206],"supply":[88,156,208],"at":[89,150,154,201],"180-nm":[90,202],"technology,":[91],"average":[93],"power":[94,200,230],"consumption":[95],"(4.1563":[96],"<inline-formula":[97,139,183,192],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[98,140,184,193],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[99,141,185,194],"<tex-math":[100,142,186,195],"notation=\"LaTeX\">$\\mu":[101,143,187,196],"$":[102,144,188,197],"</tex-math></inline-formula>":[103,145,189,198],"W)":[104,199],"found":[106,171,222],"to":[107,172,223],"be":[108,173],"extremely":[109],"low":[110,113],"moderately":[112],"delay":[114,180],"(224":[115],"ps)":[116],"resulting":[117],"from":[118],"deliberate":[120],"incorporation":[121],"of":[122,134,229],"very":[123],"weak":[124],"inverters":[126],"coupled":[127],"strong":[129],"gates.":[131],"Corresponding":[132],"values":[133],"same":[136],"1.17664":[138],"W":[146,190],"91.3":[148],"ps":[149],"technology":[152,204],"operating":[153],"1.2-V":[155],"voltage.":[157,209],"further":[161],"implementing":[164],"32-bit":[165],"also,":[168],"working":[174],"efficiently":[175],"only":[177],"5.578-ns":[178],"(2.45-ns)":[179],"112.79-":[182],"(53.36-":[191],"(90-nm)":[203],"(1.2-V)":[207],"comparison":[211],"designs,":[217],"present":[219],"implementation":[220],"offer":[224],"significant":[225],"improvement":[226],"terms":[228],"speed.":[232]},"counts_by_year":[{"year":2026,"cited_by_count":10},{"year":2025,"cited_by_count":30},{"year":2024,"cited_by_count":31},{"year":2023,"cited_by_count":39},{"year":2022,"cited_by_count":32},{"year":2021,"cited_by_count":38},{"year":2020,"cited_by_count":36},{"year":2019,"cited_by_count":30},{"year":2018,"cited_by_count":23},{"year":2017,"cited_by_count":29},{"year":2016,"cited_by_count":16},{"year":2015,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}