{"id":"https://openalex.org/W2049079956","doi":"https://doi.org/10.1109/tvlsi.2014.2356432","title":"Analytical Solutions for Distributed Interconnect Models\u2014Part II: Arbitrary Input Response and Multicoupled Lines","display_name":"Analytical Solutions for Distributed Interconnect Models\u2014Part II: Arbitrary Input Response and Multicoupled Lines","publication_year":2014,"publication_date":"2014-10-21","ids":{"openalex":"https://openalex.org/W2049079956","doi":"https://doi.org/10.1109/tvlsi.2014.2356432","mag":"2049079956"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2014.2356432","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2014.2356432","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060181179","display_name":"Amirreza Baghbanbehrouzian","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Amirreza Baghbanbehrouzian","raw_affiliation_strings":["Department of Electronics and Communication Engineering, University of Tehran, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065412017","display_name":"Nasser Masoumi","orcid":"https://orcid.org/0000-0002-9985-2603"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Nasser Masoumi","raw_affiliation_strings":["Department of Electronics and Communication Engineering, University of Tehran, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I23946033"],"apc_list":null,"apc_paid":null,"fwci":0.1742,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.60640498,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"23","issue":"9","first_page":"1879","last_page":"1888"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.6034843921661377},{"id":"https://openalex.org/keywords/transient-response","display_name":"Transient response","score":0.5865864753723145},{"id":"https://openalex.org/keywords/exponential-function","display_name":"Exponential function","score":0.5712876319885254},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5365301370620728},{"id":"https://openalex.org/keywords/rlc-circuit","display_name":"RLC circuit","score":0.520199716091156},{"id":"https://openalex.org/keywords/transient","display_name":"Transient (computer programming)","score":0.515451967716217},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4966428875923157},{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.47069787979125977},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.44786423444747925},{"id":"https://openalex.org/keywords/distributed-element-model","display_name":"Distributed element model","score":0.43564218282699585},{"id":"https://openalex.org/keywords/time-domain","display_name":"Time domain","score":0.42192256450653076},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.41687941551208496},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.4146483838558197},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3388550281524658},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.31971433758735657},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.267720103263855},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2658739686012268},{"id":"https://openalex.org/keywords/mathematical-analysis","display_name":"Mathematical analysis","score":0.22390592098236084},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18075791001319885},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18023204803466797},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.14106020331382751},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1258709728717804}],"concepts":[{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.6034843921661377},{"id":"https://openalex.org/C85761212","wikidata":"https://www.wikidata.org/wiki/Q1974593","display_name":"Transient response","level":2,"score":0.5865864753723145},{"id":"https://openalex.org/C151376022","wikidata":"https://www.wikidata.org/wiki/Q168698","display_name":"Exponential function","level":2,"score":0.5712876319885254},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5365301370620728},{"id":"https://openalex.org/C89880566","wikidata":"https://www.wikidata.org/wiki/Q323477","display_name":"RLC circuit","level":4,"score":0.520199716091156},{"id":"https://openalex.org/C2780799671","wikidata":"https://www.wikidata.org/wiki/Q17087362","display_name":"Transient (computer programming)","level":2,"score":0.515451967716217},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4966428875923157},{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.47069787979125977},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.44786423444747925},{"id":"https://openalex.org/C4292930","wikidata":"https://www.wikidata.org/wiki/Q17009341","display_name":"Distributed element model","level":2,"score":0.43564218282699585},{"id":"https://openalex.org/C103824480","wikidata":"https://www.wikidata.org/wiki/Q185889","display_name":"Time domain","level":2,"score":0.42192256450653076},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.41687941551208496},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.4146483838558197},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3388550281524658},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.31971433758735657},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.267720103263855},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2658739686012268},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.22390592098236084},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18075791001319885},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18023204803466797},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.14106020331382751},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1258709728717804},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.1109/tvlsi.2014.2356432","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2014.2356432","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:pure.tue.nl:openaire_cris_publications/7b0458d6-2878-4a0b-bd44-6972f6b18e64","is_oa":false,"landing_page_url":"https://research.tue.nl/en/publications/7b0458d6-2878-4a0b-bd44-6972f6b18e64","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Baghbanbehrouzian, A & Masoumi, N 2014, 'Analytical Solutions for Distributed Interconnect Models\u2014Part II: Arbitrary Input Response and Multicoupled Lines', IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 23, no. 9, pp. 1879-1888. https://doi.org/10.1109/TVLSI.2014.2356432","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:800796","is_oa":false,"landing_page_url":"http://library.tue.nl/csp/dare/LinkToRepository.csp?recordnumber=800796","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN:1063-8210","raw_type":"Article / Letter to the editor"},{"id":"pmh:oai:library.tue.nl:800796","is_oa":false,"landing_page_url":"http://repository.tue.nl/800796","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN:1063-8210","raw_type":"Article / Letter to the editor"},{"id":"pmh:tue:oai:pure.tue.nl:publications/7b0458d6-2878-4a0b-bd44-6972f6b18e64","is_oa":false,"landing_page_url":"https://research.tue.nl/nl/publications/7b0458d6-2878-4a0b-bd44-6972f6b18e64","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 23(9), 1879 - 1888. Institute of Electrical and Electronics Engineers","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1997678842","https://openalex.org/W2019746230","https://openalex.org/W2056777542","https://openalex.org/W2063055928","https://openalex.org/W2075664962","https://openalex.org/W2101299688","https://openalex.org/W2104470240","https://openalex.org/W2108368155","https://openalex.org/W2116060993","https://openalex.org/W2127243000","https://openalex.org/W2133365606","https://openalex.org/W2134384896","https://openalex.org/W2142475299","https://openalex.org/W2151477468","https://openalex.org/W2155569707","https://openalex.org/W2160976734","https://openalex.org/W2164524538","https://openalex.org/W2166215280","https://openalex.org/W2167478831","https://openalex.org/W3156744082","https://openalex.org/W3191210297","https://openalex.org/W6675453411"],"related_works":["https://openalex.org/W2009261955","https://openalex.org/W2122856166","https://openalex.org/W2129511935","https://openalex.org/W2105201798","https://openalex.org/W2091008255","https://openalex.org/W2086903354","https://openalex.org/W2161300695","https://openalex.org/W2486552647","https://openalex.org/W1975040061","https://openalex.org/W2127249480","https://openalex.org/W2164205850","https://openalex.org/W2001326210","https://openalex.org/W2149990377","https://openalex.org/W2104795571","https://openalex.org/W2158573894","https://openalex.org/W1836032528","https://openalex.org/W1952336680","https://openalex.org/W268679282","https://openalex.org/W1514798144","https://openalex.org/W1549403103"],"abstract_inverted_index":{"In":[0,104,160],"this":[1],"paper,":[2],"a":[3,22,37,59,81,109,116],"new":[4,68,110,174],"method":[5,55,175],"is":[6,41,56,88,125,129,147],"presented":[7],"to":[8,43,58,149],"calculate":[9,44],"the":[10,30,45,50,91,119,132,144,173],"exact":[11],"analytical":[12,69],"solution":[13,146],"of":[14,49,77,86,102,115],"distributed":[15,139],"RC,":[16],"LC,":[17],"and":[18,64,123,134,141,153,167,176],"RLC":[19],"interconnects":[20,140],"with":[21,94,100,178],"random":[23],"input":[24],"at":[25],"an":[26,74],"arbitrary":[27,162],"point":[28],"through":[29],"line.":[31],"The":[32,67],"proposed":[33],"method,":[34],"based":[35],"on":[36],"modified":[38],"Duhamel":[39],"theorem,":[40],"used":[42],"time-domain":[46],"transient":[47,113,152],"response":[48,114],"initially":[51],"conditioned":[52],"interconnects.":[53],"This":[54],"applied":[57],"line":[60,117],"driven":[61],"by":[62],"ramp":[63],"exponential":[65],"inputs.":[66],"solutions":[70],"are":[71,170],"expressed":[72],"as":[73],"infinite":[75],"summation":[76],"sinusoidal":[78],"terms.":[79,103],"However,":[80],"negligible":[82],"worst":[83],"case":[84],"error":[85],"<;1%":[87],"observed":[89,130],"for":[90,97,112,137,165],"expressions":[92],"compared":[93],"HSPICE":[95,135,179],"simulations":[96,136],"Fourier":[98],"series":[99],"tens":[101],"addition,":[105,161],"from":[106],"these":[107],"results":[108],"model":[111,133],"considering":[118],"driver":[120],"output":[121],"resistance":[122],"capacitance":[124],"presented.":[126],"Good":[127],"accuracy":[128],"between":[131],"various":[138],"drivers.":[142],"Furthermore,":[143],"developed":[145],"extended":[148],"include":[150],"signal":[151],"crosstalk":[154],"noise":[155],"in":[156],"multicoupled":[157],"inductive-effect-prominent":[158],"lines.":[159],"switching":[163],"patterns":[164],"identical":[166],"nonidentical":[168],"lines":[169],"investigated":[171],"employing":[172],"evaluated":[177],"simulations.":[180]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-28T07:46:37.118299","created_date":"2025-10-10T00:00:00"}