{"id":"https://openalex.org/W2027525723","doi":"https://doi.org/10.1109/tvlsi.2014.2353058","title":"Efficient Broadband Current-Mode Adder- Quantizer Design for Continuous-Time Sigma\u2013Delta Modulators","display_name":"Efficient Broadband Current-Mode Adder- Quantizer Design for Continuous-Time Sigma\u2013Delta Modulators","publication_year":2014,"publication_date":"2014-09-24","ids":{"openalex":"https://openalex.org/W2027525723","doi":"https://doi.org/10.1109/tvlsi.2014.2353058","mag":"2027525723"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2014.2353058","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2014.2353058","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052323172","display_name":"Chang-Joon Park","orcid":null},"institutions":[{"id":"https://openalex.org/I117023288","display_name":"Analog Devices (United States)","ror":"https://ror.org/01545pm61","country_code":"US","type":"company","lineage":["https://openalex.org/I117023288"]},{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Chang-Joon Park","raw_affiliation_strings":["Analog and Mixed-Signal Center, Texas A&M University, College Station, TX, USA","Freescale Semiconductor Inc., Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Analog and Mixed-Signal Center, Texas A&M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830","https://openalex.org/I117023288"]},{"raw_affiliation_string":"Freescale Semiconductor Inc., Austin, TX, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082452997","display_name":"Marvin Onabajo","orcid":"https://orcid.org/0000-0002-6044-3693"},"institutions":[{"id":"https://openalex.org/I117023288","display_name":"Analog Devices (United States)","ror":"https://ror.org/01545pm61","country_code":"US","type":"company","lineage":["https://openalex.org/I117023288"]},{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]},{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Marvin Onabajo","raw_affiliation_strings":["Analog and Mixed-Signal Center, Texas A&M University, College Station, TX, USA","Department of Electrical and Computer Engineering, Northeastern University, Boston, MA, USA"],"affiliations":[{"raw_affiliation_string":"Analog and Mixed-Signal Center, Texas A&M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830","https://openalex.org/I117023288"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Northeastern University, Boston, MA, USA","institution_ids":["https://openalex.org/I12912129"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004778434","display_name":"Hemasundar Mohan Geddada","orcid":null},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]},{"id":"https://openalex.org/I117023288","display_name":"Analog Devices (United States)","ror":"https://ror.org/01545pm61","country_code":"US","type":"company","lineage":["https://openalex.org/I117023288"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hemasundar Mohan Geddada","raw_affiliation_strings":["Analog and Mixed-Signal Center, Texas A&M University, College Station, TX, USA"],"affiliations":[{"raw_affiliation_string":"Analog and Mixed-Signal Center, Texas A&M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830","https://openalex.org/I117023288"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058120522","display_name":"A.\u0130. Kar\u015filayan","orcid":"https://orcid.org/0000-0001-8694-8836"},"institutions":[{"id":"https://openalex.org/I117023288","display_name":"Analog Devices (United States)","ror":"https://ror.org/01545pm61","country_code":"US","type":"company","lineage":["https://openalex.org/I117023288"]},{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aydin Ilker Karsilayan","raw_affiliation_strings":["Analog and Mixed-Signal Center, Texas A&M University, College Station, TX, USA"],"affiliations":[{"raw_affiliation_string":"Analog and Mixed-Signal Center, Texas A&M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830","https://openalex.org/I117023288"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024571753","display_name":"Jos\u00e9 Silva-Mart\u00ednez","orcid":"https://orcid.org/0000-0002-7960-0177"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]},{"id":"https://openalex.org/I117023288","display_name":"Analog Devices (United States)","ror":"https://ror.org/01545pm61","country_code":"US","type":"company","lineage":["https://openalex.org/I117023288"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jose Silva-Martinez","raw_affiliation_strings":["Analog and Mixed-Signal Center, Texas A&M University, College Station, TX, USA"],"affiliations":[{"raw_affiliation_string":"Analog and Mixed-Signal Center, Texas A&M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830","https://openalex.org/I117023288"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5052323172"],"corresponding_institution_ids":["https://openalex.org/I117023288","https://openalex.org/I91045830"],"apc_list":null,"apc_paid":null,"fwci":1.121,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.77219424,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"23","issue":"9","first_page":"1920","last_page":"1930"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.636982262134552},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5766539573669434},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.538580596446991},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.5080647468566895},{"id":"https://openalex.org/keywords/differential-nonlinearity","display_name":"Differential nonlinearity","score":0.5041307210922241},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.49598392844200134},{"id":"https://openalex.org/keywords/integral-nonlinearity","display_name":"Integral nonlinearity","score":0.48627960681915283},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.47566503286361694},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.46560055017471313},{"id":"https://openalex.org/keywords/flash-adc","display_name":"Flash ADC","score":0.4560742974281311},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3842293918132782},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3650330603122711},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3532952666282654},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2589089274406433}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.636982262134552},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5766539573669434},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.538580596446991},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.5080647468566895},{"id":"https://openalex.org/C71217194","wikidata":"https://www.wikidata.org/wiki/Q575958","display_name":"Differential nonlinearity","level":3,"score":0.5041307210922241},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.49598392844200134},{"id":"https://openalex.org/C130829357","wikidata":"https://www.wikidata.org/wiki/Q1665386","display_name":"Integral nonlinearity","level":4,"score":0.48627960681915283},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.47566503286361694},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.46560055017471313},{"id":"https://openalex.org/C164862427","wikidata":"https://www.wikidata.org/wiki/Q2744647","display_name":"Flash ADC","level":4,"score":0.4560742974281311},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3842293918132782},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3650330603122711},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3532952666282654},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2589089274406433},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2014.2353058","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2014.2353058","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8399999737739563}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W72463783","https://openalex.org/W161930826","https://openalex.org/W605564925","https://openalex.org/W1971149908","https://openalex.org/W1975511235","https://openalex.org/W1979798093","https://openalex.org/W2013305417","https://openalex.org/W2029164995","https://openalex.org/W2036679615","https://openalex.org/W2052225753","https://openalex.org/W2073140918","https://openalex.org/W2095332037","https://openalex.org/W2096746219","https://openalex.org/W2099116397","https://openalex.org/W2104527935","https://openalex.org/W2116259283","https://openalex.org/W2126886945","https://openalex.org/W2128218602","https://openalex.org/W2133992557","https://openalex.org/W2140823559","https://openalex.org/W2146416975","https://openalex.org/W2154621839","https://openalex.org/W2169263481","https://openalex.org/W4285719527","https://openalex.org/W4301627548"],"related_works":["https://openalex.org/W2036488982","https://openalex.org/W1580328563","https://openalex.org/W2337962489","https://openalex.org/W2537617390","https://openalex.org/W2154193603","https://openalex.org/W2063866672","https://openalex.org/W2107186292","https://openalex.org/W2909809514","https://openalex.org/W2022144983","https://openalex.org/W2804335257"],"abstract_inverted_index":{"A":[0,114],"3-bit":[1,115],"current-mode":[2,92,165],"flash":[3,100,166],"quantizer":[4],"with":[5,43,133],"current":[6,40,75],"summing":[7],"stage":[8,57],"in":[9],"a":[10,32,83,105,119,176],"commercial":[11],"90-nm":[12],"CMOS":[13],"technology":[14],"is":[15,19,29,94,195],"presented.":[16],"The":[17,55,65,163,185],"topology":[18],"intended":[20],"for":[21],"low-power":[22],"feed-forward":[23],"continuous-time":[24],"sigma-delta":[25],"modulators.":[26],"Current":[27],"summation":[28],"realized":[30],"using":[31],"common-gate":[33],"structure.":[34],"Replicas":[35],"of":[36,78,123,188],"the":[37,44,52,90,97,142,189,192],"input":[38,107,136],"signal":[39,53],"are":[41,152],"compared":[42],"reference":[45],"currents":[46],"through":[47],"high-impedance":[48],"nodes":[49],"that":[50,81,89],"ease":[51],"quantization.":[54],"comparison":[56],"employs":[58,74],"reset":[59],"switches":[60],"to":[61,129],"enable":[62],"fast":[63],"comparisons.":[64],"proposed":[66,91,164],"approach":[67,93],"involves":[68],"zero":[69],"crossing":[70],"comparators,":[71],"and":[72,102,147,159],"it":[73,103],"references":[76,80],"instead":[77],"voltage":[79],"demand":[82],"power-hungry":[84],"resistive":[85],"ladder.":[86],"Results":[87],"show":[88],"faster":[95],"than":[96],"conventional":[98],"voltage-mode":[99],"approach,":[101],"requires":[104],"smaller":[106],"capacitance":[108],"while":[109,180],"consuming":[110],"53%":[111],"less":[112],"power.":[113],"prototype":[116],"design":[117],"has":[118],"measured":[120],"effective":[121],"number":[122],"bits":[124,127],"over":[125],"2.6":[126],"up":[128],"2-GHz":[130],"clock":[131,140],"frequency":[132],"10-MHz":[134],"full-scale":[135],"signal.":[137],"At":[138],"1.48-GHz":[139],"frequency,":[141],"static":[143],"differential":[144],"nonlinearity":[145,149],"(DNL)":[146],"integral":[148],"(INL)":[150],"errors":[151],"within":[153],"-0.206":[154],"least":[155],"significant":[156],"bit":[157],"(LSB)":[158],"0.206":[160],"LSB,":[161],"respectively.":[162],"analog-to-digital":[167],"converter":[168],"(ADC)":[169],"core":[170,186],"dissipates":[171],"3.34-mW":[172],"analog":[173],"power":[174],"from":[175],"1.2":[177],"V":[178],"supply":[179],"operating":[181],"at":[182],"1.48":[183],"GHz.":[184],"area":[187],"ADC":[190],"including":[191],"biasing":[193],"circuitry":[194],"0.0276":[196],"mm":[197],"<sup":[198],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[199],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[200],".":[201]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}