{"id":"https://openalex.org/W1990115841","doi":"https://doi.org/10.1109/tvlsi.2014.2349652","title":"A Hybrid Reconfigurable Architecture and Design Methods Aiming at Control-Intensive Kernels","display_name":"A Hybrid Reconfigurable Architecture and Design Methods Aiming at Control-Intensive Kernels","publication_year":2014,"publication_date":"2014-09-10","ids":{"openalex":"https://openalex.org/W1990115841","doi":"https://doi.org/10.1109/tvlsi.2014.2349652","mag":"1990115841"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2014.2349652","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2014.2349652","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102891205","display_name":"Jianfeng Zhu","orcid":"https://orcid.org/0000-0002-0485-8034"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianfeng Zhu","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China","[Inst. of Microelectronics, Tsinghua University, Beijing, China]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I99065089"]},{"raw_affiliation_string":"[Inst. of Microelectronics, Tsinghua University, Beijing, China]","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100358856","display_name":"Leibo Liu","orcid":"https://orcid.org/0000-0001-7548-4116"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Leibo Liu","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China","[Inst. of Microelectronics, Tsinghua University, Beijing, China]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I99065089"]},{"raw_affiliation_string":"[Inst. of Microelectronics, Tsinghua University, Beijing, China]","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054524841","display_name":"Shouyi Yin","orcid":"https://orcid.org/0000-0003-2309-572X"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shouyi Yin","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China","[Inst. of Microelectronics, Tsinghua University, Beijing, China]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I99065089"]},{"raw_affiliation_string":"[Inst. of Microelectronics, Tsinghua University, Beijing, China]","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Xiao Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiao Yang","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China","[Inst. of Microelectronics, Tsinghua University, Beijing, China]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I99065089"]},{"raw_affiliation_string":"[Inst. of Microelectronics, Tsinghua University, Beijing, China]","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036023084","display_name":"Shaojun Wei","orcid":"https://orcid.org/0000-0001-5117-7920"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shaojun Wei","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China","[Inst. of Microelectronics, Tsinghua University, Beijing, China]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I99065089"]},{"raw_affiliation_string":"[Inst. of Microelectronics, Tsinghua University, Beijing, China]","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.3114,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.88355625,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"23","issue":"9","first_page":"1700","last_page":"1709"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6207446455955505},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5925685167312622},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5510790348052979},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.42996641993522644},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3803340792655945},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3791361451148987},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20824795961380005}],"concepts":[{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6207446455955505},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5925685167312622},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5510790348052979},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.42996641993522644},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3803340792655945},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3791361451148987},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20824795961380005},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2014.2349652","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2014.2349652","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8399999737739563}],"awards":[{"id":"https://openalex.org/G3907330648","display_name":null,"funder_award_id":"61274131","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W105298322","https://openalex.org/W1964471912","https://openalex.org/W1969529818","https://openalex.org/W1976978590","https://openalex.org/W1977818946","https://openalex.org/W2006027340","https://openalex.org/W2013471886","https://openalex.org/W2018406774","https://openalex.org/W2036162899","https://openalex.org/W2047823179","https://openalex.org/W2074812550","https://openalex.org/W2084632596","https://openalex.org/W2114128437","https://openalex.org/W2117099910","https://openalex.org/W2117457971","https://openalex.org/W2121082877","https://openalex.org/W2123476386","https://openalex.org/W2137081678","https://openalex.org/W2138148495","https://openalex.org/W2140311411","https://openalex.org/W4231588404","https://openalex.org/W4240948817","https://openalex.org/W4241473816","https://openalex.org/W6654769181","https://openalex.org/W6662302268","https://openalex.org/W6677181564","https://openalex.org/W6677658414","https://openalex.org/W6678286823","https://openalex.org/W6822583796"],"related_works":["https://openalex.org/W2588198209","https://openalex.org/W1909006023","https://openalex.org/W4205824991","https://openalex.org/W3200723557","https://openalex.org/W4312713546","https://openalex.org/W2362195430","https://openalex.org/W2347494122","https://openalex.org/W2567983276","https://openalex.org/W2038503502","https://openalex.org/W4385080093"],"abstract_inverted_index":{"With":[0],"the":[1,6,18,70,86,123,132,142,164,170,175,186],"development":[2],"of":[3,9,36,74,109],"parallel":[4,67],"computing,":[5],"compute-intensive":[7],"part":[8],"an":[10,91],"application":[11,93],"could":[12,168],"be":[13],"accelerated":[14],"so":[15],"dramatically":[16],"that":[17,94,152,163],"control":[19,99],"intensive":[20],"part,":[21],"usually":[22],"processed":[23],"by":[24,181],"a":[25,48,150],"sequential":[26,117,158],"processor,":[27],"is":[28,192],"becoming":[29],"more":[30,32],"and":[31,38,97,120,140,157],"critical":[33],"in":[34,116],"terms":[35],"performance":[37,180],"power":[39,190],"consumption.":[40],"To":[41],"address":[42],"this":[43,45],"problem,":[44],"paper":[46],"proposes":[47],"novel":[49],"reconfigurable":[50],"architecture":[51,58,87,134,166],"to":[52,88,127],"execute":[53,90],"control-intensive":[54,129],"kernels":[55,130],"efficiently.":[56],"The":[57,64,80,101,145,160,189],"applies":[59],"three":[60],"key":[61],"design":[62],"methods.":[63],"first":[65],"one,":[66,82,103],"condition,":[68],"exploits":[69],"instruction":[71],"level":[72],"parallelism":[73],"conditional":[75],"branches":[76],"with":[77,185],"hardware":[78,111],"design.":[79],"second":[81],"configuration":[83],"branch,":[84],"enables":[85],"independently":[89],"entire":[92],"has":[95],"loops":[96],"other":[98],"flows.":[100],"third":[102],"compound":[104],"configuration,":[105],"combines":[106],"multiple":[107],"configurations":[108],"low":[110],"utilization,":[112],"which":[113],"are":[114],"common":[115],"codes":[118],"particularly,":[119],"thus":[121],"reduces":[122],"reconfiguring":[124],"times.":[125],"Therefore,":[126],"offload":[128],"onto":[131],"proposed":[133,165,176],"will":[135],"speed":[136],"up":[137],"these":[138],"workloads":[139],"boost":[141],"overall":[143],"performance.":[144],"experiments":[146],"were":[147],"conducted":[148],"on":[149],"benchmark":[151,171],"contains":[153],"various":[154],"branches,":[155],"loops,":[156],"codes.":[159],"results":[161],"showed":[162],"alone":[167],"implement":[169],"correctly.":[172],"In":[173],"addition,":[174],"methods":[177],"can":[178],"improve":[179],"over":[182],"40%":[183],"compared":[184],"conventional":[187],"techniques.":[188],"efficiency":[191],"two":[193],"orders":[194],"larger":[195],"than":[196],"general":[197],"purpose":[198],"processors.":[199]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":3}],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}