{"id":"https://openalex.org/W2093202665","doi":"https://doi.org/10.1109/tvlsi.2014.2346032","title":"Cost-Effective Design of Mesh-of-Tree Interconnect for Multicore Clusters With 3-D Stacked L2 Scratchpad Memory","display_name":"Cost-Effective Design of Mesh-of-Tree Interconnect for Multicore Clusters With 3-D Stacked L2 Scratchpad Memory","publication_year":2014,"publication_date":"2014-09-08","ids":{"openalex":"https://openalex.org/W2093202665","doi":"https://doi.org/10.1109/tvlsi.2014.2346032","mag":"2093202665"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2014.2346032","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2014.2346032","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/202044","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037212268","display_name":"Kyungsu Kang","orcid":"https://orcid.org/0000-0002-6955-578X"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kyungsu Kang","raw_affiliation_strings":["Memory Business, Samsung Electronics, Hwaseong, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Memory Business, Samsung Electronics, Hwaseong, Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]},{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["CH","IT"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["Department of Electrical Electronic and Information Engineering, University of Bologna, Bologna, Italy","Department of Information Technology and Electrical Engineering, Swiss Federal Institute of Technology Zurich, Zurich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Electronic and Information Engineering, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"Department of Information Technology and Electrical Engineering, Swiss Federal Institute of Technology Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072927296","display_name":"Giovanni De Micheli","orcid":"https://orcid.org/0000-0002-7827-3215"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Giovanni De Micheli","raw_affiliation_strings":["Integrated Systems Laboratory, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.4396,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.8510836,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"23","issue":"9","first_page":"1828","last_page":"1841"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.7342362403869629},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7049034237861633},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6705303192138672},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6402941346168518},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.46387091279029846},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4456852674484253},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35886260867118835},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.12494447827339172}],"concepts":[{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.7342362403869629},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7049034237861633},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6705303192138672},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6402941346168518},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46387091279029846},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4456852674484253},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35886260867118835},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12494447827339172}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/tvlsi.2014.2346032","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2014.2346032","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:cris.unibo.it:11585/544971","is_oa":false,"landing_page_url":"http://hdl.handle.net/11585/544971","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:infoscience.epfl.ch:202044","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/202044","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:202044","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/202044","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[{"score":0.41999998688697815,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[{"id":"https://openalex.org/G1433445628","display_name":null,"funder_award_id":"291125","funder_id":"https://openalex.org/F4320332195","funder_display_name":"Samsung"}],"funders":[{"id":"https://openalex.org/F4320332195","display_name":"Samsung","ror":"https://ror.org/04w3jy968"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":101,"referenced_works":["https://openalex.org/W605027309","https://openalex.org/W1493249179","https://openalex.org/W1501077214","https://openalex.org/W1565278861","https://openalex.org/W1965117583","https://openalex.org/W1974135132","https://openalex.org/W1974927420","https://openalex.org/W1979005502","https://openalex.org/W1981494373","https://openalex.org/W1990514675","https://openalex.org/W1996050875","https://openalex.org/W1996816854","https://openalex.org/W1998547487","https://openalex.org/W1999103862","https://openalex.org/W2002627101","https://openalex.org/W2023396712","https://openalex.org/W2029401931","https://openalex.org/W2047043979","https://openalex.org/W2051277845","https://openalex.org/W2061587924","https://openalex.org/W2064922498","https://openalex.org/W2066068148","https://openalex.org/W2070698019","https://openalex.org/W2071208935","https://openalex.org/W2074773632","https://openalex.org/W2092891889","https://openalex.org/W2093291516","https://openalex.org/W2098872535","https://openalex.org/W2100471067","https://openalex.org/W2100516830","https://openalex.org/W2104283712","https://openalex.org/W2106537813","https://openalex.org/W2107304970","https://openalex.org/W2108368155","https://openalex.org/W2110886254","https://openalex.org/W2112085716","https://openalex.org/W2119428232","https://openalex.org/W2122337686","https://openalex.org/W2124414146","https://openalex.org/W2124472521","https://openalex.org/W2125213532","https://openalex.org/W2126339718","https://openalex.org/W2127012057","https://openalex.org/W2127545620","https://openalex.org/W2128516899","https://openalex.org/W2131413854","https://openalex.org/W2132321891","https://openalex.org/W2132829148","https://openalex.org/W2133560740","https://openalex.org/W2136181851","https://openalex.org/W2139730616","https://openalex.org/W2141248142","https://openalex.org/W2143807959","https://openalex.org/W2144709243","https://openalex.org/W2145021036","https://openalex.org/W2146093007","https://openalex.org/W2149590159","https://openalex.org/W2151755625","https://openalex.org/W2152965341","https://openalex.org/W2153215457","https://openalex.org/W2154517054","https://openalex.org/W2155707315","https://openalex.org/W2155739617","https://openalex.org/W2156519590","https://openalex.org/W2159217072","https://openalex.org/W2159218826","https://openalex.org/W2161129061","https://openalex.org/W2161139298","https://openalex.org/W2161522487","https://openalex.org/W2163308142","https://openalex.org/W2166695060","https://openalex.org/W2170382128","https://openalex.org/W2170509098","https://openalex.org/W2170650195","https://openalex.org/W2348796638","https://openalex.org/W3139689176","https://openalex.org/W3140078554","https://openalex.org/W3143819208","https://openalex.org/W3146065548","https://openalex.org/W3148440458","https://openalex.org/W3150157207","https://openalex.org/W3150214344","https://openalex.org/W3150832729","https://openalex.org/W3151677064","https://openalex.org/W4237769555","https://openalex.org/W4238549726","https://openalex.org/W4239080746","https://openalex.org/W4242948965","https://openalex.org/W4247138382","https://openalex.org/W4250657101","https://openalex.org/W4250692521","https://openalex.org/W4255435342","https://openalex.org/W6641560280","https://openalex.org/W6658098959","https://openalex.org/W6663449787","https://openalex.org/W6674985830","https://openalex.org/W6676662234","https://openalex.org/W6682540009","https://openalex.org/W6682638958","https://openalex.org/W6684766251","https://openalex.org/W6820472460"],"related_works":["https://openalex.org/W2081032080","https://openalex.org/W2134733504","https://openalex.org/W2144460576","https://openalex.org/W1542410906","https://openalex.org/W197049984","https://openalex.org/W1993191611","https://openalex.org/W2023938924","https://openalex.org/W2918840249","https://openalex.org/W1991859582","https://openalex.org/W2110053126"],"abstract_inverted_index":{"3-D":[0,28,56,70,122,159],"integrated":[1],"circuits":[2],"(3-D":[3],"ICs)":[4],"offer":[5],"a":[6,24,48,54,90],"promising":[7],"solution":[8],"to":[9,31,94,149,158,166],"overcome":[10],"the":[11,32,102,113,161],"scaling":[12],"limitations":[13],"of":[14,35,121,132,173],"2-D":[15],"ICs.":[16],"However,":[17],"using":[18],"too":[19],"many":[20],"through-silicon-vias":[21],"(TSVs)":[22],"pose":[23],"negative":[25],"impact":[26],"on":[27],"ICs":[29],"due":[30],"large":[33,38],"overhead":[34],"TSV":[36,50,128,136,180,185],"(e.g.,":[37,125],"footprint":[39],"and":[40,63,69,82,135,145,168,182],"low":[41],"yield).":[42],"In":[43],"this":[44],"paper,":[45],"we":[46],"propose":[47],"new":[49],"sharing":[51,137],"method":[52,78,88,163],"for":[53,104,107,178],"circuit-switched":[55],"mesh-of-tree":[57],"(MoT)":[58],"interconnect,":[59],"which":[60],"supports":[61,79],"high-throughput":[62],"lowlatency":[64],"communication":[65],"between":[66],"processing":[67],"cores":[68],"stacked":[71],"multibanked":[72],"L2":[73],"scratchpad":[74],"memory.":[75],"The":[76,86],"proposed":[77,87,162],"traffic":[80],"balancing":[81],"TSV-failure":[83],"tolerant":[84],"routing.":[85],"advocates":[89],"modular":[91],"design":[92],"strategy":[93],"allow":[95],"stacking":[96,124],"multiple":[97],"identical":[98],"memory":[99,114,123,133],"dies":[100,108],"without":[101],"need":[103],"different":[105,110],"masks":[106],"at":[109],"levels":[111],"in":[112,171],"stack.":[115],"We":[116],"also":[117],"investigate":[118],"various":[119],"parameters":[120],"fabrication":[126,146],"technology,":[127],"bonding":[129,181,186],"technique,":[130],"number":[131],"tiers,":[134],"scheme)":[138],"that":[139,154],"affect":[140],"interconnect":[141,152],"latency,":[142],"system":[143],"performance,":[144],"cost.":[147],"Compared":[148],"conventional":[150],"MoT":[151],"[6]":[153],"is":[155],"straightforwardly":[156],"adapted":[157],"integration,":[160],"yields":[164],"up":[165],"\u00d72.11":[167],"\u00d71.11":[169],"improvements":[170],"terms":[172],"cost":[174],"efficiency":[175],"(i.e.,":[176],"performance/cost)":[177],"microbump":[179],"direct":[183],"Cu-Cu":[184],"techniques,":[187],"respectively.":[188]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}