{"id":"https://openalex.org/W2063737207","doi":"https://doi.org/10.1109/tvlsi.2014.2341674","title":"Majority-Based Test Access Mechanism for Parallel Testing of Multiple Identical Cores","display_name":"Majority-Based Test Access Mechanism for Parallel Testing of Multiple Identical Cores","publication_year":2014,"publication_date":"2014-08-05","ids":{"openalex":"https://openalex.org/W2063737207","doi":"https://doi.org/10.1109/tvlsi.2014.2341674","mag":"2063737207"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2014.2341674","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2014.2341674","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110046812","display_name":"Taewoo Han","orcid":null},"institutions":[{"id":"https://openalex.org/I2801047068","display_name":"University Health System","ror":"https://ror.org/01d9cs377","country_code":"US","type":"healthcare","lineage":["https://openalex.org/I2801047068"]},{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]},{"id":"https://openalex.org/I4210160791","display_name":"Yonsei University Health System","ror":"https://ror.org/04sze3c15","country_code":"KR","type":"healthcare","lineage":["https://openalex.org/I193775966","https://openalex.org/I4210160791"]}],"countries":["KR","US"],"is_corresponding":true,"raw_author_name":"Taewoo Han","raw_affiliation_strings":["Computer System and Reliable SOC Laboratory, Yonsei University, Seoul, Korea","Department of Electrical and Electronic EngineeringComputer System and Reliable SOC Laboratory, Yonsei University, Seoul, Korea"],"affiliations":[{"raw_affiliation_string":"Computer System and Reliable SOC Laboratory, Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I4210160791","https://openalex.org/I2801047068"]},{"raw_affiliation_string":"Department of Electrical and Electronic EngineeringComputer System and Reliable SOC Laboratory, Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108630780","display_name":"Inhyuk Choi","orcid":null},"institutions":[{"id":"https://openalex.org/I2801047068","display_name":"University Health System","ror":"https://ror.org/01d9cs377","country_code":"US","type":"healthcare","lineage":["https://openalex.org/I2801047068"]},{"id":"https://openalex.org/I4210160791","display_name":"Yonsei University Health System","ror":"https://ror.org/04sze3c15","country_code":"KR","type":"healthcare","lineage":["https://openalex.org/I193775966","https://openalex.org/I4210160791"]},{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR","US"],"is_corresponding":false,"raw_author_name":"Inhyuk Choi","raw_affiliation_strings":["Computer System and Reliable SOC Laboratory, Yonsei University, Seoul, Korea","Department of Electrical and Electronic EngineeringComputer System and Reliable SOC Laboratory, Yonsei University, Seoul, Korea"],"affiliations":[{"raw_affiliation_string":"Computer System and Reliable SOC Laboratory, Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I4210160791","https://openalex.org/I2801047068"]},{"raw_affiliation_string":"Department of Electrical and Electronic EngineeringComputer System and Reliable SOC Laboratory, Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068528309","display_name":"Sungho Kang","orcid":"https://orcid.org/0000-0002-7093-2095"},"institutions":[{"id":"https://openalex.org/I2801047068","display_name":"University Health System","ror":"https://ror.org/01d9cs377","country_code":"US","type":"healthcare","lineage":["https://openalex.org/I2801047068"]},{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]},{"id":"https://openalex.org/I4210160791","display_name":"Yonsei University Health System","ror":"https://ror.org/04sze3c15","country_code":"KR","type":"healthcare","lineage":["https://openalex.org/I193775966","https://openalex.org/I4210160791"]}],"countries":["KR","US"],"is_corresponding":false,"raw_author_name":"Sungho Kang","raw_affiliation_strings":["Computer System and Reliable SOC Laboratory, Yonsei University, Seoul, Korea","Department of Electrical and Electronic EngineeringComputer System and Reliable SOC Laboratory, Yonsei University, Seoul, Korea"],"affiliations":[{"raw_affiliation_string":"Computer System and Reliable SOC Laboratory, Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I4210160791","https://openalex.org/I2801047068"]},{"raw_affiliation_string":"Department of Electrical and Electronic EngineeringComputer System and Reliable SOC Laboratory, Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5110046812"],"corresponding_institution_ids":["https://openalex.org/I193775966","https://openalex.org/I2801047068","https://openalex.org/I4210160791"],"apc_list":null,"apc_paid":null,"fwci":0.9194,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.75572113,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"23","issue":"8","first_page":"1439","last_page":"1447"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9902999997138977,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.7228410243988037},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6665518879890442},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6439778804779053},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5794938206672668},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.5277429223060608},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5217143893241882},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.509919285774231},{"id":"https://openalex.org/keywords/test-data","display_name":"Test data","score":0.5008895397186279},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.48181572556495667},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.4720861613750458},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.4398552179336548},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.436600923538208},{"id":"https://openalex.org/keywords/test-method","display_name":"Test method","score":0.4101516604423523},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3431912660598755},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.21715229749679565},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18033325672149658},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.11664444208145142},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08278316259384155},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08206382393836975}],"concepts":[{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.7228410243988037},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6665518879890442},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6439778804779053},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5794938206672668},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.5277429223060608},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5217143893241882},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.509919285774231},{"id":"https://openalex.org/C16910744","wikidata":"https://www.wikidata.org/wiki/Q7705759","display_name":"Test data","level":2,"score":0.5008895397186279},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.48181572556495667},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.4720861613750458},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.4398552179336548},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.436600923538208},{"id":"https://openalex.org/C132519959","wikidata":"https://www.wikidata.org/wiki/Q3077373","display_name":"Test method","level":2,"score":0.4101516604423523},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3431912660598755},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.21715229749679565},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18033325672149658},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.11664444208145142},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08278316259384155},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08206382393836975},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2014.2341674","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2014.2341674","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W614595877","https://openalex.org/W1501987125","https://openalex.org/W1528872186","https://openalex.org/W1536055443","https://openalex.org/W1596724070","https://openalex.org/W2010340060","https://openalex.org/W2026619247","https://openalex.org/W2090308255","https://openalex.org/W2102443485","https://openalex.org/W2110398091","https://openalex.org/W2130430551","https://openalex.org/W2136132716","https://openalex.org/W2163417450","https://openalex.org/W2170533364","https://openalex.org/W2503952136","https://openalex.org/W6653028292"],"related_works":["https://openalex.org/W2157212570","https://openalex.org/W2543176856","https://openalex.org/W2764440971","https://openalex.org/W1897203488","https://openalex.org/W2616892825","https://openalex.org/W2624668974","https://openalex.org/W1837475237","https://openalex.org/W1978339999","https://openalex.org/W3088373974","https://openalex.org/W2806771822"],"abstract_inverted_index":{"The":[0,125,137],"increased":[1],"use":[2,28],"of":[3,21,29,52,68,163],"multicore":[4,23],"chips":[5],"diminishes":[6],"per-core":[7],"complexity":[8],"and":[9,14,56,106,113,134,156,159],"also":[10],"demands":[11],"parallel":[12,50,105],"design":[13],"test":[15,45,70,77,92,107,111,114,149,154,157],"technologies.":[16],"An":[17],"especially":[18],"important":[19],"evolution":[20],"the":[22,27,62,74,76,85,90,95,98,118,145],"chip":[24,63],"has":[25],"been":[26],"multiple":[30,53,150],"identical":[31,54],"cores,":[32,75],"providing":[33],"a":[34,43,122],"homogenous":[35],"system":[36],"with":[37,131,152,160],"various":[38],"merits.":[39],"This":[40],"paper":[41,83,142],"introduces":[42],"novel":[44],"access":[46],"mechanism":[47],"(TAM)":[48],"for":[49,121],"testing":[51],"cores":[55,59,99,151],"identifying":[57],"faulty":[58],"to":[60],"derate":[61],"by":[64],"excluding":[65],"it.":[66],"Instead":[67],"typical":[69,91],"response":[71],"data":[72,79],"from":[73,94],"output":[78],"used":[80],"in":[81,104,140],"this":[82,141],"are":[84,116],"majority":[86,135],"values,":[87],"that":[88,144],"is,":[89],"responses":[93],"cores.":[96],"All":[97],"can":[100,128,148],"thereby":[101],"be":[102,129],"tested":[103],"costs":[108],"(in":[109],"both":[110],"pins":[112,155],"time)":[115],"exactly":[117],"same":[119],"as":[120],"single":[123],"core.":[124],"proposed":[126,146],"TAM":[127,147],"implemented":[130],"on-chip":[132],"comparators":[133],"analyzers.":[136],"experimental":[138],"results":[139],"show":[143],"minimal":[153],"time":[158],"hardware":[161],"overhead":[162],"<;0.1%.":[164]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}