{"id":"https://openalex.org/W2073300972","doi":"https://doi.org/10.1109/tvlsi.2014.2340013","title":"A Modular Shared L2 Memory Design for 3-D Integration","display_name":"A Modular Shared L2 Memory Design for 3-D Integration","publication_year":2014,"publication_date":"2014-08-11","ids":{"openalex":"https://openalex.org/W2073300972","doi":"https://doi.org/10.1109/tvlsi.2014.2340013","mag":"2073300972"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2014.2340013","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2014.2340013","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054896676","display_name":"Erfan Azarkhish","orcid":"https://orcid.org/0000-0003-4934-0332"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Erfan Azarkhish","raw_affiliation_strings":["Department of Electrical, Electronic and Information Engineering, University of Bologna, Bologna, Italy"],"raw_orcid":"https://orcid.org/0000-0003-4934-0332","affiliations":[{"raw_affiliation_string":"Department of Electrical, Electronic and Information Engineering, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023905268","display_name":"Davide Rossi","orcid":"https://orcid.org/0000-0002-0651-5393"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Davide Rossi","raw_affiliation_strings":["Department of Electrical, Electronic and Information Engineering, University of Bologna, Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical, Electronic and Information Engineering, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046255006","display_name":"Igor Loi","orcid":"https://orcid.org/0000-0003-3852-4662"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Igor Loi","raw_affiliation_strings":["Department of Electrical, Electronic and Information Engineering, University of Bologna, Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical, Electronic and Information Engineering, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]},{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["CH","IT"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["Department of Electrical, Electronic and Information Engineering, University of Bologna, Bologna, Italy","Department of Information Technology and Electrical Engineering, Swiss Federal Institute of Technology Zurich, Zurich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical, Electronic and Information Engineering, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"Department of Information Technology and Electrical Engineering, Swiss Federal Institute of Technology Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8517,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.7807324,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"23","issue":"8","first_page":"1485","last_page":"1498"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7391856908798218},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5367895364761353},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5246531963348389},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.506487250328064},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4894610643386841},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.4887804687023163},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.45191603899002075},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4300697445869446},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.4227291941642761},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4004397690296173},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.34089195728302},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12517103552818298}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7391856908798218},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5367895364761353},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5246531963348389},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.506487250328064},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4894610643386841},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.4887804687023163},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.45191603899002075},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4300697445869446},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.4227291941642761},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4004397690296173},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.34089195728302},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12517103552818298},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2014.2340013","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2014.2340013","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:cris.unibo.it:11585/544970","is_oa":false,"landing_page_url":"http://hdl.handle.net/11585/544970","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8199999928474426}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":62,"referenced_works":["https://openalex.org/W1968574256","https://openalex.org/W1974550490","https://openalex.org/W1974927420","https://openalex.org/W1986007488","https://openalex.org/W1990416701","https://openalex.org/W2001560636","https://openalex.org/W2014651988","https://openalex.org/W2023264348","https://openalex.org/W2025110944","https://openalex.org/W2025668756","https://openalex.org/W2028972653","https://openalex.org/W2031693084","https://openalex.org/W2036523618","https://openalex.org/W2046609371","https://openalex.org/W2051277845","https://openalex.org/W2061587924","https://openalex.org/W2062173292","https://openalex.org/W2065541568","https://openalex.org/W2065627247","https://openalex.org/W2071208935","https://openalex.org/W2077395645","https://openalex.org/W2086481541","https://openalex.org/W2092601375","https://openalex.org/W2093291516","https://openalex.org/W2097745015","https://openalex.org/W2100516830","https://openalex.org/W2101442766","https://openalex.org/W2110023370","https://openalex.org/W2112890389","https://openalex.org/W2124414146","https://openalex.org/W2125213532","https://openalex.org/W2126339718","https://openalex.org/W2130923737","https://openalex.org/W2131413854","https://openalex.org/W2136011486","https://openalex.org/W2139730616","https://openalex.org/W2144246699","https://openalex.org/W2147657366","https://openalex.org/W2151755625","https://openalex.org/W2151964848","https://openalex.org/W2156519590","https://openalex.org/W2157587823","https://openalex.org/W2158394705","https://openalex.org/W2159217072","https://openalex.org/W2167391255","https://openalex.org/W2171537336","https://openalex.org/W2349265310","https://openalex.org/W2540160898","https://openalex.org/W3009205062","https://openalex.org/W3139689176","https://openalex.org/W3140078554","https://openalex.org/W3140430354","https://openalex.org/W3144500201","https://openalex.org/W3150848691","https://openalex.org/W4231938743","https://openalex.org/W4255435342","https://openalex.org/W6654263733","https://openalex.org/W6657039683","https://openalex.org/W6666995516","https://openalex.org/W6674985830","https://openalex.org/W6680198301","https://openalex.org/W6680835552"],"related_works":["https://openalex.org/W2362169398","https://openalex.org/W2139353707","https://openalex.org/W3083915265","https://openalex.org/W2543610639","https://openalex.org/W2513575153","https://openalex.org/W2128337014","https://openalex.org/W1608475339","https://openalex.org/W2993780376","https://openalex.org/W2978553361","https://openalex.org/W2005805155"],"abstract_inverted_index":{"Large":[0],"required":[1],"size,":[2],"and":[3,7,84,104,169,176,195],"tolerance":[4],"to":[5,38,90,128,132,154,160,183,207],"latency":[6,68],"variations":[8],"in":[9,217],"memory":[10,15,31,49,61,77,119,140],"access":[11,50,62,115],"time":[12,116],"make":[13],"L2":[14,30],"a":[16,27,39,58,106,139,155],"suitable":[17,199],"option":[18],"for":[19,200],"3-D":[20],"integration.":[21],"In":[22],"this":[23],"paper,":[24],"we":[25],"present":[26],"synthesizable":[28],"3-D-stackable":[29],"IP":[32],"component,":[33],"which":[34,71],"can":[35,125,158],"be":[36],"attached":[37],"cluster-based":[40],"multicore":[41],"platform":[42],"through":[43],"its":[44,91,122,221],"network-on-chip":[45],"interfaces":[46],"offering":[47],"high-bandwidth":[48],"with":[51,99,138,220],"low":[52,67],"average":[53,162],"latency.":[54],"Our":[55],"design":[56,98],"implements":[57],"scalable":[59],"3-D-nonuniform":[60],"(NUMA)":[63],"architecture":[64],"based":[65],"on":[66],"logarithmic":[69],"interconnects,":[70],"allows":[72],"stacking":[73],"of":[74,109,117,143,152,165,227],"multiple":[75,81],"identical":[76,208],"dies":[78,135],"(MDs),":[79],"supports":[80],"outstanding":[82],"transactions,":[83],"achieves":[85],"high":[86],"clock":[87,107,186],"frequencies":[88],"due":[89,182,206],"highly":[92],"pipelined":[93],"nature.":[94],"We":[95],"implemented":[96],"our":[97],"STMicroelectronics":[100],"CMOS-28-nm":[101],"low-power":[102],"technology":[103],"obtained":[105],"frequency":[108],"500":[110],"MHz":[111],"(limited":[112],"by":[113],"the":[114,118,150,225,228],"arrays,":[120],"whereas":[121],"logic":[123],"components":[124],"operate":[126],"up":[127,131],"1":[129],"GHz),":[130],"eight":[133],"stacked":[134],"(4":[136],"MB)":[137],"density":[141],"loss":[142],"9%.":[144],"Benchmark":[145],"simulation":[146],"results":[147],"demonstrate":[148],"that":[149,172],"addition":[151],"3-D-NUMA":[153,173,218],"multicluster":[156],"system":[157],"lead":[159],"an":[161,184],"performance":[163],"boost":[164],"34%.":[166],"Furthermore,":[167],"experiments":[168],"estimations":[170],"confirm":[171],"is":[174,215],"energy":[175],"power":[177,180],"efficient":[178],"(38%":[179],"reduction":[181,205],"architectural":[185],"gating":[187],"scheme),":[188],"temperature":[189,193],"friendly":[190],"(over":[191],"40\u00b0C":[192],"reduction),":[194],"has":[196],"unique":[197],"features":[198],"low-cost":[201],"manufacturing":[202],"(2.3\u00d7":[203],"cost":[204],"MD":[209],"layouts).":[210],"Finally,":[211],"22%":[212],"yield":[213],"improvement":[214],"achievable":[216],"compared":[219],"2-D":[222],"counterparts,":[223],"using":[224],"state":[226],"art":[229],"through-silicon-via":[230],"technologies.":[231]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}