{"id":"https://openalex.org/W1990311738","doi":"https://doi.org/10.1109/tvlsi.2014.2335233","title":"Background Digital Calibration of Comparator Offsets in Pipeline ADCs","display_name":"Background Digital Calibration of Comparator Offsets in Pipeline ADCs","publication_year":2014,"publication_date":"2014-07-29","ids":{"openalex":"https://openalex.org/W1990311738","doi":"https://doi.org/10.1109/tvlsi.2014.2335233","mag":"1990311738"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2014.2335233","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2014.2335233","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072282417","display_name":"Antonio Gin\u00e9s","orcid":"https://orcid.org/0000-0001-5272-5802"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Antonio Jose Gines","raw_affiliation_strings":["Dise\u00f1o y Test de Circuitos de Se\u00f1al Mixta, Instituto de Microelectr\u00f3nica de Sevilla (IMSE-CNM-CSIC), Universidad de Sevilla, Sevilla, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dise\u00f1o y Test de Circuitos de Se\u00f1al Mixta, Instituto de Microelectr\u00f3nica de Sevilla (IMSE-CNM-CSIC), Universidad de Sevilla, Sevilla, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091600572","display_name":"E. Peral\u00edas","orcid":"https://orcid.org/0000-0003-0629-0785"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Eduardo Peralias","raw_affiliation_strings":["Dise\u00f1o y Test de Circuitos de Se\u00f1al Mixta, Instituto de Microelectr\u00f3nica de Sevilla (IMSE-CNM-CSIC), Universidad de Sevilla, Sevilla, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dise\u00f1o y Test de Circuitos de Se\u00f1al Mixta, Instituto de Microelectr\u00f3nica de Sevilla (IMSE-CNM-CSIC), Universidad de Sevilla, Sevilla, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066990447","display_name":"A. Rueda","orcid":"https://orcid.org/0000-0003-4564-9359"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Adoracion Rueda","raw_affiliation_strings":["Dise\u00f1o y Test de Circuitos de Se\u00f1al Mixta, Instituto de Microelectr\u00f3nica de Sevilla (IMSE-CNM-CSIC), Universidad de Sevilla, Sevilla, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dise\u00f1o y Test de Circuitos de Se\u00f1al Mixta, Instituto de Microelectr\u00f3nica de Sevilla (IMSE-CNM-CSIC), Universidad de Sevilla, Sevilla, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.3154,"has_fulltext":false,"cited_by_count":27,"citation_normalized_percentile":{"value":0.79222829,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"23","issue":"7","first_page":"1345","last_page":"1349"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.8941392302513123},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6086694598197937},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5948978662490845},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5789162516593933},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.5764309167861938},{"id":"https://openalex.org/keywords/comparator-applications","display_name":"Comparator applications","score":0.5584245920181274},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.5165035128593445},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.45872992277145386},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.45581287145614624},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.4468659460544586},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4044417440891266},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2798388600349426},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23673036694526672},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1801377832889557},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14214405417442322}],"concepts":[{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.8941392302513123},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6086694598197937},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5948978662490845},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5789162516593933},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.5764309167861938},{"id":"https://openalex.org/C121649978","wikidata":"https://www.wikidata.org/wiki/Q17007408","display_name":"Comparator applications","level":4,"score":0.5584245920181274},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.5165035128593445},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.45872992277145386},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.45581287145614624},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.4468659460544586},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4044417440891266},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2798388600349426},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23673036694526672},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1801377832889557},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14214405417442322},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/tvlsi.2014.2335233","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2014.2335233","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:idus.us.es:11441/64526","is_oa":false,"landing_page_url":"https://idus.us.es/handle/11441/64526","pdf_url":null,"source":{"id":"https://openalex.org/S4306400333","display_name":"idUS (Universidad de Sevilla)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79238269","host_organization_name":"Universidad de Sevilla","host_organization_lineage":["https://openalex.org/I79238269"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:digital.csic.es:10261/113337","is_oa":false,"landing_page_url":"http://hdl.handle.net/10261/113337","pdf_url":null,"source":{"id":"https://openalex.org/S4306400616","display_name":"DIGITAL.CSIC (Spanish National Research Council (CSIC))","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I134820265","host_organization_name":"Consejo Superior de Investigaciones Cient\u00edficas","host_organization_lineage":["https://openalex.org/I134820265"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"http://purl.org/coar/resource_type/c_6501"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.699999988079071,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W433903120","https://openalex.org/W1566916904","https://openalex.org/W2103376423","https://openalex.org/W2113109526","https://openalex.org/W2133992557","https://openalex.org/W2139475822","https://openalex.org/W2140351762","https://openalex.org/W2147081564","https://openalex.org/W2152434001","https://openalex.org/W6675704496","https://openalex.org/W6681726196"],"related_works":["https://openalex.org/W2369252356","https://openalex.org/W3201763910","https://openalex.org/W2744219894","https://openalex.org/W3204293969","https://openalex.org/W2390518854","https://openalex.org/W2355921680","https://openalex.org/W2136440001","https://openalex.org/W1901843583","https://openalex.org/W1951127657","https://openalex.org/W3093575925"],"abstract_inverted_index":{"This":[0],"brief":[1],"presents":[2],"a":[3,32],"low-cost":[4],"digital":[5],"technique":[6,56],"for":[7,47],"background":[8],"calibration":[9],"of":[10,65],"comparator":[11,21,40],"offsets":[12],"in":[13,31],"pipeline":[14,70],"analog-to-digital":[15],"converters":[16],"(ADCs).":[17],"Thanks":[18],"to":[19,61],"calibration,":[20],"offset":[22],"errors":[23],"above":[24],"half":[25],"the":[26,69,84],"stage":[27,66],"least-significant":[28],"bit":[29],"margin":[30],"unitary":[33],"redundancy":[34],"scheme":[35],"are":[36,78],"admissible,":[37],"thus":[38],"relaxing":[39],"design":[41,63],"requirements":[42,64],"and":[43,51,75],"allowing":[44],"their":[45],"optimization":[46],"low-power":[48],"high-speed":[49],"applications":[50],"low":[52],"input":[53],"capacitance.":[54],"The":[55],"also":[57],"makes":[58],"it":[59],"possible":[60],"relax":[62],"amplifiers":[67],"within":[68],"queue,":[71],"since":[72],"output":[73],"swing":[74],"driving":[76],"capability":[77],"significantly":[79],"lower.":[80],"In":[81],"this":[82],"brief,":[83],"proposal":[85],"is":[86],"validated":[87],"using":[88],"realistic":[89],"hardware-behavioral":[90],"models.":[91]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":4},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}