{"id":"https://openalex.org/W2029558675","doi":"https://doi.org/10.1109/tvlsi.2014.2335154","title":"A Holistic Analysis of Circuit Performance Variations in 3-D ICs With Thermal and TSV-Induced Stress Considerations","display_name":"A Holistic Analysis of Circuit Performance Variations in 3-D ICs With Thermal and TSV-Induced Stress Considerations","publication_year":2014,"publication_date":"2014-08-01","ids":{"openalex":"https://openalex.org/W2029558675","doi":"https://doi.org/10.1109/tvlsi.2014.2335154","mag":"2029558675"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2014.2335154","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2014.2335154","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003969347","display_name":"Sravan K. Marella","orcid":"https://orcid.org/0000-0002-2199-8792"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sravan K. Marella","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA","[Dept. of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]},{"raw_affiliation_string":"[Dept. of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA]","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068714995","display_name":"Sachin S. Sapatnekar","orcid":"https://orcid.org/0000-0002-5353-2364"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sachin S. Sapatnekar","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA","[Dept. of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]},{"raw_affiliation_string":"[Dept. of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA]","institution_ids":["https://openalex.org/I130238516"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I130238516"],"apc_list":null,"apc_paid":null,"fwci":1.6575,"has_fulltext":false,"cited_by_count":33,"citation_normalized_percentile":{"value":0.85763504,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"23","issue":"7","first_page":"1308","last_page":"1321"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11301","display_name":"Advanced Surface Polishing Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6417416334152222},{"id":"https://openalex.org/keywords/velocity-saturation","display_name":"Velocity saturation","score":0.6415214538574219},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.6193739175796509},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.6115733981132507},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5137513875961304},{"id":"https://openalex.org/keywords/stress","display_name":"Stress (linguistics)","score":0.5038325190544128},{"id":"https://openalex.org/keywords/superposition-principle","display_name":"Superposition principle","score":0.4993715286254883},{"id":"https://openalex.org/keywords/thermal","display_name":"Thermal","score":0.4457184970378876},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4336111545562744},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.43072861433029175},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.42231664061546326},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.39679086208343506},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.33002403378486633},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.30401402711868286},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.18245455622673035}],"concepts":[{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6417416334152222},{"id":"https://openalex.org/C187370908","wikidata":"https://www.wikidata.org/wiki/Q7426597","display_name":"Velocity saturation","level":5,"score":0.6415214538574219},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.6193739175796509},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.6115733981132507},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5137513875961304},{"id":"https://openalex.org/C21036866","wikidata":"https://www.wikidata.org/wiki/Q181767","display_name":"Stress (linguistics)","level":2,"score":0.5038325190544128},{"id":"https://openalex.org/C27753989","wikidata":"https://www.wikidata.org/wiki/Q284885","display_name":"Superposition principle","level":2,"score":0.4993715286254883},{"id":"https://openalex.org/C204530211","wikidata":"https://www.wikidata.org/wiki/Q752823","display_name":"Thermal","level":2,"score":0.4457184970378876},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4336111545562744},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.43072861433029175},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.42231664061546326},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.39679086208343506},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.33002403378486633},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.30401402711868286},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.18245455622673035},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C153294291","wikidata":"https://www.wikidata.org/wiki/Q25261","display_name":"Meteorology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2014.2335154","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2014.2335154","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.800000011920929}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W179372779","https://openalex.org/W1503603236","https://openalex.org/W1506428013","https://openalex.org/W1968073960","https://openalex.org/W1982802100","https://openalex.org/W1990324211","https://openalex.org/W1991876866","https://openalex.org/W1998074059","https://openalex.org/W2013222236","https://openalex.org/W2020033710","https://openalex.org/W2039837802","https://openalex.org/W2056590407","https://openalex.org/W2061821008","https://openalex.org/W2063263662","https://openalex.org/W2073320852","https://openalex.org/W2079245281","https://openalex.org/W2086481541","https://openalex.org/W2086871118","https://openalex.org/W2102502584","https://openalex.org/W2107868198","https://openalex.org/W2120255193","https://openalex.org/W2120693500","https://openalex.org/W2124955733","https://openalex.org/W2125972477","https://openalex.org/W2126084661","https://openalex.org/W2130582063","https://openalex.org/W2131964402","https://openalex.org/W2140131447","https://openalex.org/W2144492015","https://openalex.org/W2150322402","https://openalex.org/W2150620980","https://openalex.org/W2160841000","https://openalex.org/W2161129061","https://openalex.org/W2169739755","https://openalex.org/W2540429523"],"related_works":["https://openalex.org/W4254968926","https://openalex.org/W2542162669","https://openalex.org/W1977042749","https://openalex.org/W2606572865","https://openalex.org/W2121451436","https://openalex.org/W2078152308","https://openalex.org/W2115248544","https://openalex.org/W1608296848","https://openalex.org/W2049062674","https://openalex.org/W2975003965"],"abstract_inverted_index":{"In":[0,43],"3-D":[1],"ICs,":[2],"through":[3],"silicon":[4],"via":[5],"(TSV)-induced":[6],"thermal":[7],"residual":[8],"stress":[9,63],"impacts":[10],"several":[11],"transistor":[12,32,88],"electrical":[13,96],"parameters-low-field":[14],"mobility,":[15,89],"saturation":[16,90],"velocity,":[17,91],"and":[18,74,81,92,103],"threshold":[19,93],"voltage.":[20,94],"These":[21],"thermal-stress":[22],"related":[23],"shifts":[24],"are":[25,35,48,83,98,108],"coupled":[26],"with":[27],"other":[28],"temperature":[29],"effects":[30],"on":[31,58,68],"parameters":[33],"that":[34],"seen":[36],"even":[37],"in":[38,119],"the":[39,53,117],"absence":[40],"of":[41,55,71],"TSVs.":[42],"this":[44],"paper,":[45],"analytical":[46],"models":[47],"developed":[49],"to":[50,86,111,114],"holistically":[51],"represent":[52],"effect":[54],"thermally-induced":[56],"variations":[57,97,118],"circuit":[59,120],"timing.":[60],"A":[61],"biaxial":[62],"model":[64],"is":[65],"built,":[66],"based":[67],"a":[69],"superposition":[70],"2-D":[72],"axisymmetric":[73],"Boussinesq-type":[75],"elasticity":[76],"models.":[77],"The":[78,95],"computed":[79],"stresses":[80],"strains":[82],"then":[84,109],"employed":[85],"evaluate":[87,116],"translated":[99],"into":[100],"gate-level":[101],"delay":[102],"leakage":[104],"power":[105],"calculations,":[106],"which":[107],"elevated":[110],"circuit-level":[112],"analysis":[113],"thoroughly":[115],"performance-induced":[121],"by":[122],"TSV":[123],"stress.":[124]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}