{"id":"https://openalex.org/W2095076490","doi":"https://doi.org/10.1109/tvlsi.2014.2334635","title":"CACTI-IO: CACTI With OFF-Chip Power-Area-Timing Models","display_name":"CACTI-IO: CACTI With OFF-Chip Power-Area-Timing Models","publication_year":2014,"publication_date":"2014-08-22","ids":{"openalex":"https://openalex.org/W2095076490","doi":"https://doi.org/10.1109/tvlsi.2014.2334635","mag":"2095076490"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2014.2334635","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2014.2334635","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050207942","display_name":"Norman P. Jouppi","orcid":"https://orcid.org/0000-0003-1765-1929"},"institutions":[{"id":"https://openalex.org/I1291425158","display_name":"Google (United States)","ror":"https://ror.org/00njsd438","country_code":"US","type":"company","lineage":["https://openalex.org/I1291425158","https://openalex.org/I4210128969"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Norman P. Jouppi","raw_affiliation_strings":["Google, Mountain View, CA, USA","Google, Mountain View, CA USA"],"affiliations":[{"raw_affiliation_string":"Google, Mountain View, CA, USA","institution_ids":["https://openalex.org/I1291425158"]},{"raw_affiliation_string":"Google, Mountain View, CA USA","institution_ids":["https://openalex.org/I1291425158"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073558386","display_name":"Andrew B. Kahng","orcid":"https://orcid.org/0000-0002-4490-5018"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andrew B. Kahng","raw_affiliation_strings":["Department of Computer Science and Engineering and the Department of Electrical and Computer Engineering, University of California at San Diego, La Jolla, CA, USA","[Department of Computer Science and Engineering and the Department of Electrical and Computer Engineering, University of California at San Diego, La Jolla, CA, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering and the Department of Electrical and Computer Engineering, University of California at San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]},{"raw_affiliation_string":"[Department of Computer Science and Engineering and the Department of Electrical and Computer Engineering, University of California at San Diego, La Jolla, CA, USA]","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034067036","display_name":"Naveen Muralimanohar","orcid":null},"institutions":[{"id":"https://openalex.org/I1324840837","display_name":"Hewlett-Packard (United States)","ror":"https://ror.org/059rn9488","country_code":"US","type":"company","lineage":["https://openalex.org/I1324840837"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Naveen Muralimanohar","raw_affiliation_strings":["Hewlett-Packard Laboratories, Palo Alto, CA, USA","Hewlett\u2013Packard Laboratories, Palo Alto, CA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Hewlett-Packard Laboratories, Palo Alto, CA, USA","institution_ids":["https://openalex.org/I1324840837"]},{"raw_affiliation_string":"Hewlett\u2013Packard Laboratories, Palo Alto, CA, USA#TAB#","institution_ids":["https://openalex.org/I1324840837"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005194074","display_name":"Vaishnav Srinivas","orcid":"https://orcid.org/0009-0009-7929-2520"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vaishnav Srinivas","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California at San Diego, La Jolla, CA, USA","Department of Electrical and Computer Engineering, University of California at San Diego, La Jolla, CA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California at San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California at San Diego, La Jolla, CA, USA#TAB#","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5050207942"],"corresponding_institution_ids":["https://openalex.org/I1291425158"],"apc_list":null,"apc_paid":null,"fwci":1.5821,"has_fulltext":false,"cited_by_count":45,"citation_normalized_percentile":{"value":0.83902313,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"23","issue":"7","first_page":"1254","last_page":"1267"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6705067157745361},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6667307615280151},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5595925450325012},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5065783262252808},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4745396375656128},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4401308298110962},{"id":"https://openalex.org/keywords/physical-address","display_name":"Physical address","score":0.41577214002609253},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.31639382243156433},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2870597839355469},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.27246612310409546},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11902862787246704}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6705067157745361},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6667307615280151},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5595925450325012},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5065783262252808},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4745396375656128},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4401308298110962},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.41577214002609253},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.31639382243156433},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2870597839355469},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.27246612310409546},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11902862787246704},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2014.2334635","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2014.2334635","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W1544623790","https://openalex.org/W1556480701","https://openalex.org/W1973085393","https://openalex.org/W1980889750","https://openalex.org/W1997447312","https://openalex.org/W2022774268","https://openalex.org/W2048588974","https://openalex.org/W2078051707","https://openalex.org/W2099528849","https://openalex.org/W2099571807","https://openalex.org/W2100516830","https://openalex.org/W2100799944","https://openalex.org/W2103845095","https://openalex.org/W2115278151","https://openalex.org/W2122249806","https://openalex.org/W2123718082","https://openalex.org/W2134633067","https://openalex.org/W2139766816","https://openalex.org/W2143823686","https://openalex.org/W2145021036","https://openalex.org/W2149087426","https://openalex.org/W2164188348","https://openalex.org/W2166984288","https://openalex.org/W2170382128","https://openalex.org/W2484725964","https://openalex.org/W3143362994","https://openalex.org/W3144013075","https://openalex.org/W3144603842","https://openalex.org/W3144732488","https://openalex.org/W3145579537","https://openalex.org/W4238549726","https://openalex.org/W4239813889","https://openalex.org/W6669959331","https://openalex.org/W6674985830","https://openalex.org/W6792658790"],"related_works":["https://openalex.org/W2155019192","https://openalex.org/W2014709025","https://openalex.org/W4249035840","https://openalex.org/W2766970861","https://openalex.org/W3125341812","https://openalex.org/W1668171714","https://openalex.org/W4380607112","https://openalex.org/W2218294330","https://openalex.org/W1997278405","https://openalex.org/W2018755015"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"describe":[4,53],"CACTI-IO,":[5],"an":[6,146],"extension":[7],"to":[8,64,127],"CACTI":[9],"that":[10,61,79,88,138],"includes":[11],"power,":[12,151],"area,":[13],"and":[14,20,30,49,57,73,114,123,142,153],"timing":[15],"models":[16,55],"for":[17,27,96,119],"the":[18,23,39,44,54,66,105],"IO":[19,41,85],"PHY":[21],"of":[22,38,109],"OFF-chip":[24,40,102,115],"memory":[25,48,69,111],"interface":[26],"various":[28],"server":[29],"mobile":[31],"configurations.":[32],"CACTI-IO":[33,63,80],"enables":[34],"design":[35,148],"space":[36,149],"exploration":[37],"along":[42],"with":[43],"dynamic":[45],"random":[46],"access":[47],"cache":[50],"parameters.":[51],"We":[52,136],"added":[56],"four":[58],"case":[59,76],"studies":[60,77],"use":[62],"study":[65],"tradeoffs":[67],"between":[68],"capacity,":[70],"bandwidth":[71],"(BW),":[72],"power.":[74],"The":[75],"show":[78],"helps":[81],"to:":[82],"1)":[83],"provide":[84],"power":[86,98],"numbers":[87],"can":[89],"be":[90],"fed":[91],"into":[92],"a":[93],"system":[94],"simulator":[95],"accurate":[97],"calculations;":[99],"2)":[100],"optimize":[101],"configurations":[103],"including":[104,133],"bus":[106,116],"width,":[107,113],"number":[108],"ranks,":[110],"data":[112],"frequency,":[117],"especially":[118],"novel":[120],"buffer-based":[121],"topologies;":[122],"3)":[124],"enable":[125],"architects":[126],"quickly":[128],"explore":[129],"new":[130],"interconnect":[131,157],"technologies,":[132],"3-D":[134,143],"interconnect.":[135],"find":[137],"buffers":[139],"on":[140],"board":[141],"technologies":[144],"offer":[145],"attractive":[147],"involving":[150],"BW,":[152],"capacity":[154],"when":[155],"appropriate":[156],"parameters":[158],"are":[159],"deployed.":[160]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":7},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":8},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1}],"updated_date":"2026-03-30T08:08:38.191290","created_date":"2025-10-10T00:00:00"}