{"id":"https://openalex.org/W2045579054","doi":"https://doi.org/10.1109/tvlsi.2014.2333589","title":"An STM-16 Frame Termination VLSI With 2.5-Gb/s/Pin Input/Output Buffers: High-Speed and Low-Power Multi-&lt;inline-formula&gt; &lt;tex-math notation=\"LaTeX\"&gt;$\\mathrm{V}_{\\rm DD}$ &lt;/tex-math&gt;&lt;/inline-formula&gt; CMOS/SIMOX Techniques","display_name":"An STM-16 Frame Termination VLSI With 2.5-Gb/s/Pin Input/Output Buffers: High-Speed and Low-Power Multi-&lt;inline-formula&gt; &lt;tex-math notation=\"LaTeX\"&gt;$\\mathrm{V}_{\\rm DD}$ &lt;/tex-math&gt;&lt;/inline-formula&gt; CMOS/SIMOX Techniques","publication_year":2014,"publication_date":"2014-09-15","ids":{"openalex":"https://openalex.org/W2045579054","doi":"https://doi.org/10.1109/tvlsi.2014.2333589","mag":"2045579054"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2014.2333589","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2014.2333589","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108674610","display_name":"Nobutaro Shibata","orcid":null},"institutions":[{"id":"https://openalex.org/I2251713219","display_name":"NTT (Japan)","ror":"https://ror.org/00berct97","country_code":"JP","type":"company","lineage":["https://openalex.org/I2251713219"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Nobutaro Shibata","raw_affiliation_strings":["NTT Microsystem Integration Laboratories, Atsugi, Japan",", NTT Microsystem Integration Laboratories, Atsugi, Japan"],"affiliations":[{"raw_affiliation_string":"NTT Microsystem Integration Laboratories, Atsugi, Japan","institution_ids":["https://openalex.org/I2251713219"]},{"raw_affiliation_string":", NTT Microsystem Integration Laboratories, Atsugi, Japan","institution_ids":["https://openalex.org/I2251713219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111994345","display_name":"Yusuke Ohtomo","orcid":null},"institutions":[{"id":"https://openalex.org/I2251713219","display_name":"NTT (Japan)","ror":"https://ror.org/00berct97","country_code":"JP","type":"company","lineage":["https://openalex.org/I2251713219"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yusuke Ohtomo","raw_affiliation_strings":["NTT Microsystem Integration Laboratories, Atsugi, Japan",", NTT Microsystem Integration Laboratories, Atsugi, Japan"],"affiliations":[{"raw_affiliation_string":"NTT Microsystem Integration Laboratories, Atsugi, Japan","institution_ids":["https://openalex.org/I2251713219"]},{"raw_affiliation_string":", NTT Microsystem Integration Laboratories, Atsugi, Japan","institution_ids":["https://openalex.org/I2251713219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015186287","display_name":"Mika Nishisaka","orcid":null},"institutions":[{"id":"https://openalex.org/I2251713219","display_name":"NTT (Japan)","ror":"https://ror.org/00berct97","country_code":"JP","type":"company","lineage":["https://openalex.org/I2251713219"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Mika Nishisaka","raw_affiliation_strings":["NTT Microsystem Integration Laboratories, Atsugi, Japan",", NTT Microsystem Integration Laboratories, Atsugi, Japan"],"affiliations":[{"raw_affiliation_string":"NTT Microsystem Integration Laboratories, Atsugi, Japan","institution_ids":["https://openalex.org/I2251713219"]},{"raw_affiliation_string":", NTT Microsystem Integration Laboratories, Atsugi, Japan","institution_ids":["https://openalex.org/I2251713219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062802487","display_name":"Yasuhiro Sato","orcid":"https://orcid.org/0000-0002-6466-723X"},"institutions":[{"id":"https://openalex.org/I2251713219","display_name":"NTT (Japan)","ror":"https://ror.org/00berct97","country_code":"JP","type":"company","lineage":["https://openalex.org/I2251713219"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yasuhiro Sato","raw_affiliation_strings":["NTT Microsystem Integration Laboratories, Atsugi, Japan",", NTT Microsystem Integration Laboratories, Atsugi, Japan"],"affiliations":[{"raw_affiliation_string":"NTT Microsystem Integration Laboratories, Atsugi, Japan","institution_ids":["https://openalex.org/I2251713219"]},{"raw_affiliation_string":", NTT Microsystem Integration Laboratories, Atsugi, Japan","institution_ids":["https://openalex.org/I2251713219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5108674610"],"corresponding_institution_ids":["https://openalex.org/I2251713219"],"apc_list":null,"apc_paid":null,"fwci":0.18498087,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.59597093,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"23","issue":"6","first_page":"1089","last_page":"1102"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5399510860443115},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5327508449554443},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.505990207195282},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4528563320636749},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44234076142311096},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.41503870487213135},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.40011924505233765},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39524611830711365},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3482792377471924},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.33853164315223694},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.2485477328300476},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.13466596603393555}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5399510860443115},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5327508449554443},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.505990207195282},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4528563320636749},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44234076142311096},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.41503870487213135},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.40011924505233765},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39524611830711365},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3482792377471924},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.33853164315223694},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.2485477328300476},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.13466596603393555},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2014.2333589","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2014.2333589","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8899999856948853}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1528193928","https://openalex.org/W1537798744","https://openalex.org/W1557333709","https://openalex.org/W1864660615","https://openalex.org/W2014494940","https://openalex.org/W2030029202","https://openalex.org/W2040810246","https://openalex.org/W2076608835","https://openalex.org/W2080856527","https://openalex.org/W2119595077","https://openalex.org/W2131224427","https://openalex.org/W2147003230","https://openalex.org/W2150365389","https://openalex.org/W2167426317","https://openalex.org/W2169278276","https://openalex.org/W2169467185","https://openalex.org/W2535443328","https://openalex.org/W2540410373","https://openalex.org/W2543097326","https://openalex.org/W3146794952","https://openalex.org/W6654131093","https://openalex.org/W6728985662"],"related_works":["https://openalex.org/W2146350249","https://openalex.org/W2160628748","https://openalex.org/W2171147182","https://openalex.org/W575537888","https://openalex.org/W1518361573","https://openalex.org/W1517303529","https://openalex.org/W2558275282","https://openalex.org/W159155456","https://openalex.org/W1608430564","https://openalex.org/W1979180831"],"abstract_inverted_index":{"Many":[0],"of":[1,142,157],"the":[2,19,100,120,126,181,185],"current":[3],"wireline":[4],"networks":[5],"are":[6,27,76,116],"digitalized.":[7],"In":[8,110],"Japan,":[9],"a":[10,30,45,56,80,103,138,146,153,166],"synchronous":[11,31],"digital":[12],"hierarchy":[13],"(SDH)":[14],"system":[15],"is":[16,108,187,195],"installed":[17],"in":[18,94],"public":[20],"switched":[21],"telephone":[22],"network,":[23],"and":[24,64,84,190],"application":[25],"data":[26],"transferred":[28],"with":[29,44],"transfer":[32],"module":[33],"(STM).":[34],"This":[35],"paper":[36],"presents":[37],"an":[38],"STM-16":[39,177],"frame":[40,178],"termination":[41,179],"VLSI":[42],"fabricated":[43],"0.3-\u03bcm":[46],"quintuple-metal":[47],"CMOS/SIMOX":[48],"process.":[49],"To":[50,90],"reduce":[51,86],"power":[52,66,88,173,182],"consumption,":[53],"we":[54],"employ":[55],"multiV":[57],"<sub":[58],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[59],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">DD</sub>":[60],"architecture":[61],"using":[62,165],"2-":[63],"1-V":[65],"supplies.":[67,174],"Also,":[68],"fully":[69],"depleted":[70],"silicon":[71],"on":[72],"insulator":[73],"(FD-SOI)":[74],"devices":[75],"used":[77],"to":[78,85,118,131],"obtain":[79],"higher":[81],"operating":[82,140],"speed":[83,141],"dynamic":[87],"dissipation.":[89],"install":[91],"another":[92],"powerline":[93],"every":[95],"standard":[96,114],"cell":[97,101],"without":[98,124,171],"increasing":[99],"size,":[102],"stacked":[104],"multiple":[105],"powerlines":[106],"scheme":[107],"proposed.":[109],"addition,":[111],"some":[112],"dedicated":[113,172],"cells":[115],"developed":[117],"convert":[119],"logical":[121],"high":[122,139],"level":[123],"degrading":[125],"signal":[127],"integrity.":[128],"With":[129,175],"regards":[130],"hard":[132],"macros,":[133],"2-V":[134,161],"MUX/DEMUX":[135],"macros":[136],"achieve":[137],"2.5":[143],"Gb/s,":[144],"while":[145],"dual-port":[147],"SRAM":[148],"macro":[149],"can":[150],"operate":[151,170],"at":[152,198],"low":[154],"supply":[155],"voltage":[156],"1":[158],"V.":[159],"Moreover,":[160],"50-\u03a9-terminated":[162],"input/output":[163],"buffers":[164],"new":[167],"direct-drive":[168],"amplifier":[169],"our":[176],"VLSI,":[180],"consumption":[183],"during":[184],"standby":[186],"34":[188],"mW,":[189],"that":[191],"for":[192],"2.5-Gb/s":[193],"operation":[194],"1.2":[196],"W":[197],"25":[199],"\u00b0C.":[200]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}