{"id":"https://openalex.org/W2015558226","doi":"https://doi.org/10.1109/tvlsi.2014.2332538","title":"MAHA: An Energy-Efficient Malleable Hardware Accelerator for Data-Intensive Applications","display_name":"MAHA: An Energy-Efficient Malleable Hardware Accelerator for Data-Intensive Applications","publication_year":2014,"publication_date":"2014-09-08","ids":{"openalex":"https://openalex.org/W2015558226","doi":"https://doi.org/10.1109/tvlsi.2014.2332538","mag":"2015558226"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2014.2332538","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2014.2332538","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100619719","display_name":"Somnath Paul","orcid":"https://orcid.org/0000-0001-9908-669X"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Somnath Paul","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA","Intel Corp., Santa Clara, CA, , USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., Santa Clara, CA, , USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055592585","display_name":"Aswin Krishna","orcid":"https://orcid.org/0009-0007-5973-7890"},"institutions":[{"id":"https://openalex.org/I58956616","display_name":"Case Western Reserve University","ror":"https://ror.org/051fd9666","country_code":"US","type":"education","lineage":["https://openalex.org/I58956616"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aswin Krishna","raw_affiliation_strings":["Case Western Reserve University, Cleveland, OH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Case Western Reserve University, Cleveland, OH, USA","institution_ids":["https://openalex.org/I58956616"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087800100","display_name":"Wenchao Qian","orcid":"https://orcid.org/0000-0002-7288-498X"},"institutions":[{"id":"https://openalex.org/I58956616","display_name":"Case Western Reserve University","ror":"https://ror.org/051fd9666","country_code":"US","type":"education","lineage":["https://openalex.org/I58956616"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wenchao Qian","raw_affiliation_strings":["Case Western Reserve University, Cleveland, OH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Case Western Reserve University, Cleveland, OH, USA","institution_ids":["https://openalex.org/I58956616"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049193989","display_name":"Robert Karam","orcid":"https://orcid.org/0000-0002-2713-029X"},"institutions":[{"id":"https://openalex.org/I58956616","display_name":"Case Western Reserve University","ror":"https://ror.org/051fd9666","country_code":"US","type":"education","lineage":["https://openalex.org/I58956616"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Robert Karam","raw_affiliation_strings":["Case Western Reserve University, Cleveland, OH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Case Western Reserve University, Cleveland, OH, USA","institution_ids":["https://openalex.org/I58956616"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039442844","display_name":"Swarup Bhunia","orcid":"https://orcid.org/0000-0001-6082-6961"},"institutions":[{"id":"https://openalex.org/I58956616","display_name":"Case Western Reserve University","ror":"https://ror.org/051fd9666","country_code":"US","type":"education","lineage":["https://openalex.org/I58956616"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Swarup Bhunia","raw_affiliation_strings":["Case Western Reserve University, Cleveland, OH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Case Western Reserve University, Cleveland, OH, USA","institution_ids":["https://openalex.org/I58956616"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.3124,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.94266116,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"23","issue":"6","first_page":"1005","last_page":"1016"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7365858554840088},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.6435911655426025},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6233199834823608},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5170651078224182},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5059797167778015},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5038232207298279},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.48411238193511963},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.4513588547706604},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.4481378197669983},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.43039470911026},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.42065420746803284},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.4203202724456787},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.41615235805511475},{"id":"https://openalex.org/keywords/von-neumann-architecture","display_name":"Von Neumann architecture","score":0.4142623543739319},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4142151176929474},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4109702706336975},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4051777422428131},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2854079604148865},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14864590764045715},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09489983320236206},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08800333738327026}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7365858554840088},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.6435911655426025},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6233199834823608},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5170651078224182},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5059797167778015},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5038232207298279},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.48411238193511963},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.4513588547706604},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.4481378197669983},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.43039470911026},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.42065420746803284},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.4203202724456787},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.41615235805511475},{"id":"https://openalex.org/C80469333","wikidata":"https://www.wikidata.org/wiki/Q189088","display_name":"Von Neumann architecture","level":2,"score":0.4142623543739319},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4142151176929474},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4109702706336975},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4051777422428131},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2854079604148865},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14864590764045715},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09489983320236206},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08800333738327026},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2014.2332538","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2014.2332538","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1887556625","https://openalex.org/W1978519087","https://openalex.org/W1990305761","https://openalex.org/W2007180868","https://openalex.org/W2025787141","https://openalex.org/W2051535448","https://openalex.org/W2095905546","https://openalex.org/W2098129944","https://openalex.org/W2099714261","https://openalex.org/W2105853930","https://openalex.org/W2111578721","https://openalex.org/W2122060420","https://openalex.org/W2122992089","https://openalex.org/W2130408605","https://openalex.org/W2132729131","https://openalex.org/W2137570657","https://openalex.org/W2153331583","https://openalex.org/W2159481344","https://openalex.org/W2165432685","https://openalex.org/W2169405529","https://openalex.org/W3143533263","https://openalex.org/W3144954235","https://openalex.org/W3152210458","https://openalex.org/W4234479839","https://openalex.org/W4236433846","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2379408401","https://openalex.org/W1996778651","https://openalex.org/W47369351","https://openalex.org/W2164354632","https://openalex.org/W1603163876","https://openalex.org/W3151664512","https://openalex.org/W2079291856","https://openalex.org/W2138506581","https://openalex.org/W2133642747","https://openalex.org/W2975035977"],"abstract_inverted_index":{"For":[0],"data-intensive":[1],"applications,":[2],"energy":[3,16,46,60,189],"expended":[4],"in":[5,84,188,201],"on-chip":[6,29,51],"computation":[7,135],"constitutes":[8],"only":[9,209],"a":[10,41,79,99,118,140,159,178,185,192],"small":[11],"fraction":[12],"of":[13,62,153,180],"the":[14,36,44,58,63,73,90,126,154,171],"total":[15,59],"consumption.":[17],"The":[18,204],"primary":[19],"contribution":[20],"comes":[21],"from":[22],"transporting":[23],"data":[24,91],"between":[25,147],"off-chip":[26,85],"memory":[27,87,110,127,199,211],"and":[28,138],"computing":[30,83],"elements-a":[31],"limitation":[32],"referred":[33],"to":[34,57,71,77],"as":[35,130,132],"Von-Neumann":[37,74],"bottleneck.":[38],"In":[39,94],"such":[40],"scenario,":[42],"improving":[43],"compute":[45],"through":[47],"parallel":[48],"processing":[49,148],"or":[50],"hardware":[52,101,121,156],"acceleration":[53],"brings":[54],"minor":[55],"improvements":[56],"requirement":[61],"system.":[64],"We":[65],"note":[66],"that":[67,81,105,176],"an":[68],"effective":[69],"solution":[70,194],"mitigate":[72],"bottleneck":[75],"is":[76,117,164],"develop":[78],"framework":[80,104],"enables":[82],"nonvolatile":[86,107],"arrays,":[88],"where":[89],"reside":[92],"permanently.":[93],"this":[95],"paper,":[96],"we":[97],"present":[98],"malleable":[100,155],"(MAHA)":[102],"reconfigurable":[103,114,122],"modifies":[106],"CMOS-compatible":[108],"flash":[109],"array":[111],"for":[112,128,145,177],"on-demand":[113],"computing.":[115],"MAHA":[116,183],"spatio-temporal":[119],"mixed-granular":[120],"framework,":[123],"which":[124],"utilizes":[125],"storage":[129],"well":[131],"lookup":[133],"table-based":[134],"(hence":[136],"malleable)":[137],"uses":[139],"low-overhead":[141],"hierarchical":[142],"interconnect":[143],"fabric":[144],"communication":[146],"elements.":[149],"A":[150],"detailed":[151],"design":[152,206],"together":[157],"with":[158,195],"comprehensive":[160],"application":[161],"mapping":[162],"flow":[163],"presented.":[165],"Design":[166],"overheads":[167],"carefully":[168],"estimated":[169],"at":[170],"45-nm":[172],"technology":[173],"node":[174],"indicate":[175],"set":[179],"common":[181],"kernels,":[182],"achieves":[184],"91X":[186],"improvement":[187],"efficiency":[190],"over":[191],"software-only":[193],"negligible":[196],"impact":[197],"on":[198],"performance":[200],"normal":[202],"mode.":[203],"proposed":[205],"changes":[207],"incur":[208],"6%":[210],"area":[212],"overhead.":[213]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":3}],"updated_date":"2026-02-19T06:27:42.648592","created_date":"2025-10-10T00:00:00"}