{"id":"https://openalex.org/W2123592628","doi":"https://doi.org/10.1109/tvlsi.2014.2321897","title":"Architecture-Aware Analytical Yield Model for Read Access in Static Random Access Memory","display_name":"Architecture-Aware Analytical Yield Model for Read Access in Static Random Access Memory","publication_year":2015,"publication_date":"2015-01-24","ids":{"openalex":"https://openalex.org/W2123592628","doi":"https://doi.org/10.1109/tvlsi.2014.2321897","mag":"2123592628"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2014.2321897","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2014.2321897","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Heechai Kang","orcid":null},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]},{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Heechai Kang","raw_affiliation_strings":["Samsung Electronics Company, Ltd., Gyeonggi-do, Korea","School of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Samsung Electronics Company, Ltd., Gyeonggi-do, Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100729885","display_name":"Ji Su Kim","orcid":"https://orcid.org/0000-0002-9501-9665"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jisu Kim","raw_affiliation_strings":["School of Electrical and Electronic Engineering, University of Yonsie, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University of Yonsie, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108522065","display_name":"Hanwool Jeong","orcid":null},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hanwool Jeong","raw_affiliation_strings":["School of Electrical and Electronic Engineering, University of Yonsie, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University of Yonsie, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110339819","display_name":"Young Hwi Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Young Hwi Yang","raw_affiliation_strings":["School of Electrical and Electronic Engineering, University of Yonsie, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University of Yonsie, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109424862","display_name":"Seong-Ook Jung","orcid":"https://orcid.org/0000-0002-5720-4149"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seong-Ook Jung","raw_affiliation_strings":["School of Electrical and Electronic Engineering, University of Yonsie, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University of Yonsie, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.07325962,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"23","issue":"4","first_page":"752","last_page":"765"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7847586274147034},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.7375292181968689},{"id":"https://openalex.org/keywords/random-access","display_name":"Random access","score":0.5863542556762695},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5601018071174622},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.5421183705329895},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.46590882539749146},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.4644252061843872},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4627329111099243},{"id":"https://openalex.org/keywords/access-time","display_name":"Access time","score":0.42236316204071045},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2220054268836975},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17672982811927795},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1719958782196045},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.16936495900154114},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09428572654724121}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7847586274147034},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.7375292181968689},{"id":"https://openalex.org/C101722063","wikidata":"https://www.wikidata.org/wiki/Q218825","display_name":"Random access","level":2,"score":0.5863542556762695},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5601018071174622},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.5421183705329895},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.46590882539749146},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.4644252061843872},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4627329111099243},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.42236316204071045},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2220054268836975},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17672982811927795},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1719958782196045},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.16936495900154114},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09428572654724121},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2014.2321897","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2014.2321897","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W1505220924","https://openalex.org/W1559728301","https://openalex.org/W1667165204","https://openalex.org/W1985431087","https://openalex.org/W2021792911","https://openalex.org/W2028672011","https://openalex.org/W2033443176","https://openalex.org/W2046515116","https://openalex.org/W2079163915","https://openalex.org/W2098350192","https://openalex.org/W2100483769","https://openalex.org/W2101328080","https://openalex.org/W2101640694","https://openalex.org/W2106803450","https://openalex.org/W2113218431","https://openalex.org/W2117648153","https://openalex.org/W2123085386","https://openalex.org/W2124440516","https://openalex.org/W2131581217","https://openalex.org/W2132621842","https://openalex.org/W2150938923","https://openalex.org/W2155583994","https://openalex.org/W2155640457","https://openalex.org/W2159859876","https://openalex.org/W2161648718","https://openalex.org/W2168101540","https://openalex.org/W2169087039","https://openalex.org/W2169675423","https://openalex.org/W6630193252","https://openalex.org/W6676024237","https://openalex.org/W6677132245"],"related_works":["https://openalex.org/W1835913819","https://openalex.org/W2051363901","https://openalex.org/W2127348582","https://openalex.org/W2136142653","https://openalex.org/W2373152541","https://openalex.org/W2174410816","https://openalex.org/W2159817233","https://openalex.org/W2389637992","https://openalex.org/W3200702775","https://openalex.org/W2351439697"],"abstract_inverted_index":{"We":[0],"prove":[1],"analytically":[2],"that":[3,45,79,132],"the":[4,21,41,46,53,56,63,70,77,80,85,90,94,99,106,139,146],"yield":[5,30,38,51,86,129],"of":[6,16,96,105],"static":[7],"random":[8],"access":[9],"memory":[10,122],"(SRAM)":[11],"is":[12,52,145],"intrinsically":[13],"a":[14],"function":[15],"its":[17],"architecture":[18],"owing":[19],"to":[20,62,69],"correlation":[22],"among":[23,93],"cell":[24,64],"failures.":[25],"In":[26],"addition,":[27],"architecture-aware":[28],"analytical":[29],"models":[31,43,74,130],"are":[32],"proposed":[33,42,128],"for":[34],"read":[35],"access.":[36],"The":[37,73,127],"results":[39],"using":[40],"show":[44,76,131],"most":[47,81,147],"dominant":[48,82],"factor":[49,83],"determining":[50,84],"variation":[54,67],"in":[55,98],"voltage":[57,111],"difference":[58,112],"between":[59,113],"bitlines":[60],"due":[61],"leakage":[65],"current":[66],"according":[68],"SRAM":[71],"architecture.":[72],"also":[75],"possibility":[78],"can":[87],"change":[88],"with":[89],"relative":[91],"ratios":[92],"amounts":[95],"changes":[97],"correlation,":[100],"recovery":[101],"sample":[102],"space,":[103],"distributions":[104],"sense":[107,118],"amplifier":[108,119],"enable":[109],"time,":[110],"bitlines,":[114],"as":[115,117],"well":[116],"offset":[120],"voltage,":[121],"capacity,":[123],"and":[124,135],"redundancy":[125,137,144],"scheme.":[126],"combined":[133],"row":[134],"column":[136,143],"ensures":[138],"highest":[140],"yield,":[141],"whereas":[142],"efficient.":[148]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}