{"id":"https://openalex.org/W1883708058","doi":"https://doi.org/10.1109/tvlsi.2014.2321171","title":"An Efficient VLSI Architecture of a Reconfigurable Pulse-Shaping FIR Interpolation","display_name":"An Efficient VLSI Architecture of a Reconfigurable Pulse-Shaping FIR Interpolation","publication_year":2014,"publication_date":"2014-05-16","ids":{"openalex":"https://openalex.org/W1883708058","doi":"https://doi.org/10.1109/tvlsi.2014.2321171","mag":"1883708058"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2014.2321171","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2014.2321171","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082686709","display_name":"Indranil Hatai","orcid":"https://orcid.org/0000-0002-3422-7655"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Indranil Hatai","raw_affiliation_strings":["Department of Electronics and Electrical Communication Engineering, IIT Kharagpur, Kharagpur, India","[Department of Electronics and Electrical communication Engineering, IIT Kharagpur, Kharagpur, India]"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Communication Engineering, IIT Kharagpur, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"[Department of Electronics and Electrical communication Engineering, IIT Kharagpur, Kharagpur, India]","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003667123","display_name":"Indrajit Chakrabarti","orcid":"https://orcid.org/0000-0003-4744-2132"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Indrajit Chakrabarti","raw_affiliation_strings":["Department of Electronics and Electrical Communication Engineering, IIT Kharagpur, Kharagpur, India","[Department of Electronics and Electrical communication Engineering, IIT Kharagpur, Kharagpur, India]"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Communication Engineering, IIT Kharagpur, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"[Department of Electronics and Electrical communication Engineering, IIT Kharagpur, Kharagpur, India]","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5106132610","display_name":"Swapna Banerjee","orcid":null},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Swapna Banerjee","raw_affiliation_strings":["Department of Electronics and Electrical Communication Engineering, IIT Kharagpur, Kharagpur, India","[Department of Electronics and Electrical communication Engineering, IIT Kharagpur, Kharagpur, India]"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Communication Engineering, IIT Kharagpur, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"[Department of Electronics and Electrical communication Engineering, IIT Kharagpur, Kharagpur, India]","institution_ids":["https://openalex.org/I145894827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5082686709"],"corresponding_institution_ids":["https://openalex.org/I145894827"],"apc_list":null,"apc_paid":null,"fwci":1.1763,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.77798753,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"23","issue":"6","first_page":"1150","last_page":"1154"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9879999756813049,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/finite-impulse-response","display_name":"Finite impulse response","score":0.8073709011077881},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5871832370758057},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5682389140129089},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.5263867378234863},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.4986574649810791},{"id":"https://openalex.org/keywords/digital-filter","display_name":"Digital filter","score":0.4699842035770416},{"id":"https://openalex.org/keywords/raised-cosine-filter","display_name":"Raised-cosine filter","score":0.4688103497028351},{"id":"https://openalex.org/keywords/interpolation","display_name":"Interpolation (computer graphics)","score":0.45957112312316895},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.4579661190509796},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.41829565167427063},{"id":"https://openalex.org/keywords/root-raised-cosine-filter","display_name":"Root-raised-cosine filter","score":0.3941916227340698},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3528432846069336},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.32343000173568726},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.24389135837554932},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17318397760391235},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.12097111344337463},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10635828971862793},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08232483267784119}],"concepts":[{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.8073709011077881},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5871832370758057},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5682389140129089},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5263867378234863},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.4986574649810791},{"id":"https://openalex.org/C36390408","wikidata":"https://www.wikidata.org/wiki/Q1163067","display_name":"Digital filter","level":3,"score":0.4699842035770416},{"id":"https://openalex.org/C51426754","wikidata":"https://www.wikidata.org/wiki/Q1430919","display_name":"Raised-cosine filter","level":5,"score":0.4688103497028351},{"id":"https://openalex.org/C137800194","wikidata":"https://www.wikidata.org/wiki/Q11713455","display_name":"Interpolation (computer graphics)","level":3,"score":0.45957112312316895},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.4579661190509796},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.41829565167427063},{"id":"https://openalex.org/C76826599","wikidata":"https://www.wikidata.org/wiki/Q1248611","display_name":"Root-raised-cosine filter","level":4,"score":0.3941916227340698},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3528432846069336},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.32343000173568726},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.24389135837554932},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17318397760391235},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.12097111344337463},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10635828971862793},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08232483267784119},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C104114177","wikidata":"https://www.wikidata.org/wiki/Q79782","display_name":"Motion (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2014.2321171","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2014.2321171","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8600000143051147,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2008579622","https://openalex.org/W2010759456","https://openalex.org/W2073042480","https://openalex.org/W2073844616","https://openalex.org/W2076678878","https://openalex.org/W2084471278","https://openalex.org/W2088154623","https://openalex.org/W2110025685","https://openalex.org/W2125918817","https://openalex.org/W2131620964","https://openalex.org/W2132723358","https://openalex.org/W2145979813","https://openalex.org/W2160736088","https://openalex.org/W2544507930"],"related_works":["https://openalex.org/W2058793688","https://openalex.org/W3198117789","https://openalex.org/W2075157196","https://openalex.org/W4383746640","https://openalex.org/W4248072041","https://openalex.org/W4307573586","https://openalex.org/W2555996908","https://openalex.org/W2953071688","https://openalex.org/W2186461905","https://openalex.org/W2362261066"],"abstract_inverted_index":{"This":[0,102],"brief":[1],"proposes":[2],"a":[3,9,60,76,126],"two-step":[4],"optimization":[5],"technique":[6,32,103,129],"for":[7,17,65,68,138],"designing":[8,59,139],"reconfigurable":[10],"VLSI":[11],"architecture":[12],"of":[13,37,54,99],"an":[14,90],"interpolation":[15],"filter":[16,57,64],"multistandard":[18,66,141],"digital":[19],"up":[20],"converter":[21],"(DUC)":[22],"to":[23,88],"reduce":[24],"the":[25,35,73,96,108,140],"power":[26,111],"and":[27,42,110,115,132],"area":[28,109],"consumption.":[29],"The":[30],"proposed":[31,87],"initially":[33],"reduces":[34],"number":[36],"multiplications":[38],"per":[39,44],"input":[40,45],"sample":[41,46],"additions":[43],"by":[47,113],"83%":[48],"in":[49,106,122],"comparison":[50],"with":[51,119],"individual":[52],"implementation":[53],"each":[55],"standard's":[56],"while":[58],"root-raised-cosine":[61],"finite-impulse":[62],"response":[63],"DUC":[67],"three":[69],"different":[70],"standards.":[71],"In":[72],"next":[74],"step,":[75],"2-bit":[77],"binary":[78],"common":[79],"subexpression":[80],"(BCS)-based":[81],"BCS":[82],"elimination":[83],"algorithm":[84],"has":[85,104],"been":[86],"design":[89],"efficient":[91],"constant":[92],"multiplier,":[93],"which":[94],"is":[95],"basic":[97],"element":[98],"any":[100],"filter.":[101],"succeeded":[105],"reducing":[107],"usage":[112],"41%":[114],"38%,":[116],"respectively,":[117],"along":[118],"36%":[120],"improvement":[121],"operating":[123],"frequency":[124],"over":[125],"3-bit":[127],"BCS-based":[128],"reported":[130],"earlier,":[131],"can":[133],"be":[134],"considered":[135],"more":[136],"appropriate":[137],"DUC.":[142]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-03-09T08:58:05.943551","created_date":"2025-10-10T00:00:00"}