{"id":"https://openalex.org/W2086651097","doi":"https://doi.org/10.1109/tvlsi.2014.2318518","title":"A 0.325 V, 600-kHz, 40-nm 72-kb 9T Subthreshold SRAM with Aligned Boosted Write Wordline and Negative Write Bitline Write-Assist","display_name":"A 0.325 V, 600-kHz, 40-nm 72-kb 9T Subthreshold SRAM with Aligned Boosted Write Wordline and Negative Write Bitline Write-Assist","publication_year":2014,"publication_date":"2014-05-08","ids":{"openalex":"https://openalex.org/W2086651097","doi":"https://doi.org/10.1109/tvlsi.2014.2318518","mag":"2086651097"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2014.2318518","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2014.2318518","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109207535","display_name":"Chien-Yu Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Chien-Yu Lu","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","[Department of Electronics EngineeringInstitute of Electronics, National Chiao Tung University, Hsinchu, Taiwan]"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"[Department of Electronics EngineeringInstitute of Electronics, National Chiao Tung University, Hsinchu, Taiwan]","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039359237","display_name":"Ching-Te Chuang","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ching-Te Chuang","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","[Department of Electronics EngineeringInstitute of Electronics, National Chiao Tung University, Hsinchu, Taiwan]"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"[Department of Electronics EngineeringInstitute of Electronics, National Chiao Tung University, Hsinchu, Taiwan]","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061859062","display_name":"Shyh\u2010Jye Jou","orcid":"https://orcid.org/0000-0002-8821-3486"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shyh-Jye Jou","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","[Department of Electronics EngineeringInstitute of Electronics, National Chiao Tung University, Hsinchu, Taiwan]"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"[Department of Electronics EngineeringInstitute of Electronics, National Chiao Tung University, Hsinchu, Taiwan]","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022834462","display_name":"Ming-Hsien Tu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210112000","display_name":"Faraday Technology (Taiwan)","ror":"https://ror.org/021wyrx76","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210112000"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ming-Hsien Tu","raw_affiliation_strings":["Faraday Technology Corporation, Hsinchu, Taiwan",", Faraday Technology Corporation, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Faraday Technology Corporation, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210112000"]},{"raw_affiliation_string":", Faraday Technology Corporation, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210112000"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015456913","display_name":"Yaping Wu","orcid":"https://orcid.org/0000-0001-5180-5341"},"institutions":[{"id":"https://openalex.org/I4210112000","display_name":"Faraday Technology (Taiwan)","ror":"https://ror.org/021wyrx76","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210112000"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ya-Ping Wu","raw_affiliation_strings":["Faraday Technology Corporation, Hsinchu, Taiwan",", Faraday Technology Corporation, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Faraday Technology Corporation, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210112000"]},{"raw_affiliation_string":", Faraday Technology Corporation, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210112000"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102780797","display_name":"Chung-Ping Huang","orcid":"https://orcid.org/0000-0002-4141-3616"},"institutions":[{"id":"https://openalex.org/I4210112000","display_name":"Faraday Technology (Taiwan)","ror":"https://ror.org/021wyrx76","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210112000"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chung-Ping Huang","raw_affiliation_strings":["Faraday Technology Corporation, Hsinchu, Taiwan",", Faraday Technology Corporation, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Faraday Technology Corporation, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210112000"]},{"raw_affiliation_string":", Faraday Technology Corporation, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210112000"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072138507","display_name":"Paul-Sen Kan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210112000","display_name":"Faraday Technology (Taiwan)","ror":"https://ror.org/021wyrx76","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210112000"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Paul-Sen Kan","raw_affiliation_strings":["Faraday Technology Corporation, Hsinchu, Taiwan",", Faraday Technology Corporation, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Faraday Technology Corporation, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210112000"]},{"raw_affiliation_string":", Faraday Technology Corporation, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210112000"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091132330","display_name":"Huan-Shun Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210112000","display_name":"Faraday Technology (Taiwan)","ror":"https://ror.org/021wyrx76","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210112000"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Huan-Shun Huang","raw_affiliation_strings":["Faraday Technology Corporation, Hsinchu, Taiwan",", Faraday Technology Corporation, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Faraday Technology Corporation, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210112000"]},{"raw_affiliation_string":", Faraday Technology Corporation, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210112000"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006496233","display_name":"Kuen-Di Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I4210112000","display_name":"Faraday Technology (Taiwan)","ror":"https://ror.org/021wyrx76","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210112000"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kuen-Di Lee","raw_affiliation_strings":["Faraday Technology Corporation, Hsinchu, Taiwan",", Faraday Technology Corporation, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Faraday Technology Corporation, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210112000"]},{"raw_affiliation_string":", Faraday Technology Corporation, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210112000"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080259540","display_name":"Yung-Shin Kao","orcid":null},"institutions":[{"id":"https://openalex.org/I4210112000","display_name":"Faraday Technology (Taiwan)","ror":"https://ror.org/021wyrx76","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210112000"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yung-Shin Kao","raw_affiliation_strings":["Faraday Technology Corporation, Hsinchu, Taiwan",", Faraday Technology Corporation, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Faraday Technology Corporation, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210112000"]},{"raw_affiliation_string":", Faraday Technology Corporation, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210112000"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":10,"corresponding_author_ids":["https://openalex.org/A5109207535"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":1.0467,"has_fulltext":false,"cited_by_count":32,"citation_normalized_percentile":{"value":0.80715973,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"23","issue":"5","first_page":"958","last_page":"962"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7384602427482605},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.7140073776245117},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5414472222328186},{"id":"https://openalex.org/keywords/microelectronics","display_name":"Microelectronics","score":0.49991512298583984},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.49151501059532166},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4666450321674347},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4616817831993103},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.44367387890815735},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.38707950711250305},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.372535765171051},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.32189619541168213},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24204111099243164}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7384602427482605},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.7140073776245117},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5414472222328186},{"id":"https://openalex.org/C187937830","wikidata":"https://www.wikidata.org/wiki/Q175403","display_name":"Microelectronics","level":2,"score":0.49991512298583984},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.49151501059532166},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4666450321674347},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4616817831993103},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.44367387890815735},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.38707950711250305},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.372535765171051},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.32189619541168213},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24204111099243164}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2014.2318518","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2014.2318518","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G4601441006","display_name":null,"funder_award_id":"NSC 102-2218-E-009-025","funder_id":"https://openalex.org/F4320321040","funder_display_name":"National Science Council"}],"funders":[{"id":"https://openalex.org/F4320321040","display_name":"National Science Council","ror":"https://ror.org/02kv4zf79"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1967171495","https://openalex.org/W1990823448","https://openalex.org/W1993921530","https://openalex.org/W1995329733","https://openalex.org/W2010635096","https://openalex.org/W2051161045","https://openalex.org/W2089731760","https://openalex.org/W2094648661","https://openalex.org/W2095913060","https://openalex.org/W2098931949","https://openalex.org/W2099087448","https://openalex.org/W2105175332","https://openalex.org/W2106264726","https://openalex.org/W2106339466","https://openalex.org/W2109104675","https://openalex.org/W2118016286","https://openalex.org/W2123129670","https://openalex.org/W2134884071","https://openalex.org/W2136393784","https://openalex.org/W2137459077","https://openalex.org/W2144289736","https://openalex.org/W2151529344","https://openalex.org/W2154664075","https://openalex.org/W2155475483","https://openalex.org/W2157743350","https://openalex.org/W2159375591","https://openalex.org/W2164330002","https://openalex.org/W6680178178","https://openalex.org/W6682883664","https://openalex.org/W6683209406"],"related_works":["https://openalex.org/W2119025037","https://openalex.org/W1910885063","https://openalex.org/W2947747257","https://openalex.org/W2997492331","https://openalex.org/W2161047658","https://openalex.org/W3019664672","https://openalex.org/W2122591354","https://openalex.org/W2370671356","https://openalex.org/W3122096049","https://openalex.org/W4312057941"],"abstract_inverted_index":{"This":[0],"brief":[1],"presents":[2],"a":[3,44,177],"two-port":[4],"disturb-free":[5],"9T":[6,155],"subthreshold":[7,31,156],"static":[8],"random":[9],"access":[10],"memory":[11],"(SRAM)":[12],"cell":[13],"with":[14,133,148],"independent":[15],"single-ended":[16],"read":[17],"bitline":[18,21],"and":[19,23,33,57,62,118,124,138,171],"write":[20,26,55],"(WBL)":[22],"cross-point":[24],"data-aware":[25],"structure":[27],"to":[28,70,98],"facilitate":[29],"robust":[30],"operation":[32,106],"bit-interleaving":[34],"architecture":[35],"for":[36,93],"enhanced":[37],"soft":[38],"error":[39],"immunity.":[40],"The":[41,103,164],"design":[42,158],"employs":[43],"variation-tolerant":[45],"line-up":[46],"write-assist":[47],"scheme":[48],"where":[49],"the":[50,65,72,127,160,181],"timing":[51],"of":[52,151,184],"areaefficient":[53],"boosted":[54],"wordline":[56],"negative":[58],"WBL":[59,69],"are":[60],"aligned":[61],"triggered/initiated":[63],"by":[64],"same":[66,161],"low-going":[67],"global":[68],"maximize":[71],"write-ability":[73],"enhancement.":[74],"A":[75],"72-kb":[76,154],"test":[77],"chip":[78,128],"is":[79,91,108,174],"implemented":[80],"in":[81,159],"United":[82],"Microelectronics":[83],"Corp.":[84],"40-nm":[85],"low-power":[86],"(40LP)":[87],"CMOS.":[88],"Full":[89],"functionality":[90],"achieved":[92],"VDD":[94],"ranging":[95],"from":[96],"1.5":[97],"0.32":[99],"V":[100,115,123,170],"without":[101],"redundancy.":[102],"measured":[104],"maximum":[105],"frequency":[107,145],"260":[109],"MHz":[110],"(450":[111],"kHz)":[112],"at":[113,130,168],"1.1":[114],"(0.32":[116],"V)":[117],"25":[119,125,172],"\u00b0C.":[120],"At":[121],"0.325":[122,169],"\u00b0C,":[126],"operates":[129],"600":[131],"kHz":[132,150],"5.78":[134],"\u03bcW":[135,140],"total":[136],"power":[137],"4.69":[139],"leakage":[141],"power,":[142],"offering":[143],"2\u00d7":[144],"improvement":[146,179],"compared":[147],"300":[149],"our":[152,185],"previous":[153,186],"SRAM":[157],"40LP":[162],"technology.":[163],"energy":[165],"efficiency":[166],"(power/frequency/IO)":[167],"\u00b0C":[173],"0.267":[175],"pJ/bit,":[176],"23.7%":[178],"over":[180],"0.350":[182],"pJ/bit":[183],"design.":[187]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":7},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":7},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}