{"id":"https://openalex.org/W2135119042","doi":"https://doi.org/10.1109/tvlsi.2014.2316514","title":"A 65 nm Cryptographic Processor for High Speed Pairing Computation","display_name":"A 65 nm Cryptographic Processor for High Speed Pairing Computation","publication_year":2014,"publication_date":"2014-05-06","ids":{"openalex":"https://openalex.org/W2135119042","doi":"https://doi.org/10.1109/tvlsi.2014.2316514","mag":"2135119042"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2014.2316514","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2014.2316514","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066674438","display_name":"Jun Han","orcid":"https://orcid.org/0000-0002-5245-0754"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Jun Han","raw_affiliation_strings":["State Key Laboratory of Application-Specific Integrated Circuit and System, Fudan University, Shanghai, China","[State Key Laboratory of Application-Specific Integrated Circuit and System, Fudan University, Shanghai, China]"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Application-Specific Integrated Circuit and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"[State Key Laboratory of Application-Specific Integrated Circuit and System, Fudan University, Shanghai, China]","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101947044","display_name":"Yang Li","orcid":"https://orcid.org/0000-0002-8489-291X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yang Li","raw_affiliation_strings":["State Key Laboratory of Application-Specific Integrated Circuit and System, Fudan University, Shanghai, China","[State Key Laboratory of Application-Specific Integrated Circuit and System, Fudan University, Shanghai, China]"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Application-Specific Integrated Circuit and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"[State Key Laboratory of Application-Specific Integrated Circuit and System, Fudan University, Shanghai, China]","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109151274","display_name":"Zhiyi Yu","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiyi Yu","raw_affiliation_strings":["State Key Laboratory of Application-Specific Integrated Circuit and System, Fudan University, Shanghai, China","[State Key Laboratory of Application-Specific Integrated Circuit and System, Fudan University, Shanghai, China]"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Application-Specific Integrated Circuit and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"[State Key Laboratory of Application-Specific Integrated Circuit and System, Fudan University, Shanghai, China]","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100656792","display_name":"Xiaoyang Zeng","orcid":"https://orcid.org/0000-0003-3986-137X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoyang Zeng","raw_affiliation_strings":["State Key Laboratory of Application-Specific Integrated Circuit and System, Fudan University, Shanghai, China","[State Key Laboratory of Application-Specific Integrated Circuit and System, Fudan University, Shanghai, China]"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Application-Specific Integrated Circuit and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"[State Key Laboratory of Application-Specific Integrated Circuit and System, Fudan University, Shanghai, China]","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5066674438"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":2.3667,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.91332319,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"23","issue":"4","first_page":"692","last_page":"701"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10237","display_name":"Cryptography and Data Security","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.7375596761703491},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.706486701965332},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6909964084625244},{"id":"https://openalex.org/keywords/pairing","display_name":"Pairing","score":0.5848497152328491},{"id":"https://openalex.org/keywords/cryptographic-primitive","display_name":"Cryptographic primitive","score":0.558770477771759},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5271981358528137},{"id":"https://openalex.org/keywords/elliptic-curve-cryptography","display_name":"Elliptic curve cryptography","score":0.44482243061065674},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4440823197364807},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4297259449958801},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.419423371553421},{"id":"https://openalex.org/keywords/cryptographic-protocol","display_name":"Cryptographic protocol","score":0.4094557762145996},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35845327377319336},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35212957859039307},{"id":"https://openalex.org/keywords/public-key-cryptography","display_name":"Public-key cryptography","score":0.28086748719215393},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.21890640258789062},{"id":"https://openalex.org/keywords/encryption","display_name":"Encryption","score":0.17161324620246887},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.15804052352905273},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12079375982284546},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.10299095511436462}],"concepts":[{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.7375596761703491},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.706486701965332},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6909964084625244},{"id":"https://openalex.org/C14103023","wikidata":"https://www.wikidata.org/wiki/Q11681459","display_name":"Pairing","level":3,"score":0.5848497152328491},{"id":"https://openalex.org/C15927051","wikidata":"https://www.wikidata.org/wiki/Q246593","display_name":"Cryptographic primitive","level":4,"score":0.558770477771759},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5271981358528137},{"id":"https://openalex.org/C167615521","wikidata":"https://www.wikidata.org/wiki/Q1048911","display_name":"Elliptic curve cryptography","level":4,"score":0.44482243061065674},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4440823197364807},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4297259449958801},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.419423371553421},{"id":"https://openalex.org/C33884865","wikidata":"https://www.wikidata.org/wiki/Q1254335","display_name":"Cryptographic protocol","level":3,"score":0.4094557762145996},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35845327377319336},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35212957859039307},{"id":"https://openalex.org/C203062551","wikidata":"https://www.wikidata.org/wiki/Q201339","display_name":"Public-key cryptography","level":3,"score":0.28086748719215393},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.21890640258789062},{"id":"https://openalex.org/C148730421","wikidata":"https://www.wikidata.org/wiki/Q141090","display_name":"Encryption","level":2,"score":0.17161324620246887},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.15804052352905273},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12079375982284546},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.10299095511436462},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C54101563","wikidata":"https://www.wikidata.org/wiki/Q124131","display_name":"Superconductivity","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2014.2316514","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2014.2316514","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5099999904632568}],"awards":[{"id":"https://openalex.org/G4359939352","display_name":null,"funder_award_id":"61176023","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G4451373109","display_name":null,"funder_award_id":"61234002","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1584385726","https://openalex.org/W1978782662","https://openalex.org/W2004853280","https://openalex.org/W2066288907","https://openalex.org/W2091134143","https://openalex.org/W2097953324","https://openalex.org/W2111793257","https://openalex.org/W2112914778","https://openalex.org/W2128139403","https://openalex.org/W2143910611","https://openalex.org/W2152924492","https://openalex.org/W2164960664","https://openalex.org/W2296489817","https://openalex.org/W2613018503","https://openalex.org/W6634821108","https://openalex.org/W6645200833","https://openalex.org/W6671828919","https://openalex.org/W6673263963","https://openalex.org/W6674905350","https://openalex.org/W6676604977"],"related_works":["https://openalex.org/W2904818008","https://openalex.org/W2904314268","https://openalex.org/W57958781","https://openalex.org/W1554274402","https://openalex.org/W2361781577","https://openalex.org/W1488313539","https://openalex.org/W1971522943","https://openalex.org/W2141019415","https://openalex.org/W2126560026","https://openalex.org/W4205636420"],"abstract_inverted_index":{"Pairings":[0],"are":[1],"attractive":[2],"and":[3,11,21,51,122,132,142,153],"competitive":[4],"cryptographic":[5,25],"primitives":[6],"for":[7,24,38,107],"establishing":[8],"various":[9],"novel":[10],"powerful":[12],"information":[13],"security":[14,32,144],"schemes.":[15],"This":[16,68],"paper":[17],"presents":[18],"a":[19,53,80],"flexible":[20],"high-performance":[22],"processor":[23,101],"pairings":[26,139],"over":[27],"pairing-friendly":[28],"curves":[29],"at":[30],"high":[31],"levels.":[33],"In":[34],"this":[35],"design,":[36],"hardware":[37,161],"F":[39],"<sub":[40],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[41],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">p2</sub>":[42],"arithmetic":[43],"is":[44,66,102,115],"optimized":[45],"to":[46,77],"accelerate":[47],"the":[48,72,99,103,124,136,160],"pairing":[49,108],"computation,":[50],"especially":[52],"combined":[54,69],"modular":[55],"multiplier,":[56],"which":[57],"implements":[58],"(AB":[59],"+":[60],"CD)":[61],"based":[62],"on":[63],"Montgomery":[64],"method,":[65],"proposed.":[67],"multiplier":[70,82],"has":[71],"data":[73],"path":[74],"delay":[75],"close":[76],"that":[78],"of":[79,98,127,140],"single":[81,93],"implementing":[83],"(AB)":[84],"but":[85],"saves":[86],"20%":[87],"area":[88],"cost":[89],"compared":[90],"with":[91],"two":[92],"multipliers.":[94],"The":[95],"Design":[96,113,149],"I":[97],"proposed":[100],"first":[104],"fabricated":[105],"chip":[106],"cryptography.":[109],"An":[110],"improved":[111],"version,":[112],"II,":[114],"implemented":[116],"using":[117],"TSMC":[118],"65-nm":[119],"CMOS":[120],"technology":[121],"achieves":[123],"working":[125],"frequency":[126],"633":[128],"MHz":[129],"after":[130],"placing":[131],"routing.":[133],"As":[134],"demonstrated,":[135],"optimal":[137],"ate":[138],"126-":[141],"128-bit":[143],"can":[145],"be":[146],"computed":[147],"by":[148,164],"II":[150],"in":[151],"0.521":[152],"0.554":[154],"ms,":[155],"respectively.":[156],"These":[157],"results":[158],"outperform":[159],"implementations":[162],"reported":[163],"previous":[165],"works.":[166]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":5},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}