{"id":"https://openalex.org/W1992758506","doi":"https://doi.org/10.1109/tvlsi.2014.2312997","title":"Novel Reconfigurable Hardware Architecture for Polynomial Matrix Multiplications","display_name":"Novel Reconfigurable Hardware Architecture for Polynomial Matrix Multiplications","publication_year":2014,"publication_date":"2014-04-10","ids":{"openalex":"https://openalex.org/W1992758506","doi":"https://doi.org/10.1109/tvlsi.2014.2312997","mag":"1992758506"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2014.2312997","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2014.2312997","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075426985","display_name":"Soydan Redif","orcid":"https://orcid.org/0000-0003-4325-1080"},"institutions":[{"id":"https://openalex.org/I116528569","display_name":"European University of Lefke","ror":"https://ror.org/00t7bpe49","country_code":"TR","type":"education","lineage":["https://openalex.org/I116528569"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Soydan Redif","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, European University of Lefke, Gemikonagi, Turkey","[Department of Electrical and Electronics Engineering, European University of Lefke, Gemikonagi, Turkey]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, European University of Lefke, Gemikonagi, Turkey","institution_ids":["https://openalex.org/I116528569"]},{"raw_affiliation_string":"[Department of Electrical and Electronics Engineering, European University of Lefke, Gemikonagi, Turkey]","institution_ids":["https://openalex.org/I116528569"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018240924","display_name":"Server Kasap","orcid":"https://orcid.org/0000-0001-6408-1338"},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Server Kasap","raw_affiliation_strings":["Department of Computer Science, University of Paderborn, Paderborn, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Paderborn, Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.8062,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.93663509,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"23","issue":"3","first_page":"454","last_page":"465"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7988394498825073},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7203669548034668},{"id":"https://openalex.org/keywords/polynomial","display_name":"Polynomial","score":0.5673507452011108},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4959653317928314},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4837236702442169},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.4388793706893921},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.4370046854019165},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.43530526757240295},{"id":"https://openalex.org/keywords/convolution","display_name":"Convolution (computer science)","score":0.423813134431839},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.390022873878479},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15002089738845825},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.0998399555683136}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7988394498825073},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7203669548034668},{"id":"https://openalex.org/C90119067","wikidata":"https://www.wikidata.org/wiki/Q43260","display_name":"Polynomial","level":2,"score":0.5673507452011108},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4959653317928314},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4837236702442169},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.4388793706893921},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.4370046854019165},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.43530526757240295},{"id":"https://openalex.org/C45347329","wikidata":"https://www.wikidata.org/wiki/Q5166604","display_name":"Convolution (computer science)","level":3,"score":0.423813134431839},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.390022873878479},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15002089738845825},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.0998399555683136},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2014.2312997","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2014.2312997","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1481646516","https://openalex.org/W1971532779","https://openalex.org/W2021964357","https://openalex.org/W2025032488","https://openalex.org/W2032562132","https://openalex.org/W2033128271","https://openalex.org/W2035984194","https://openalex.org/W2039465757","https://openalex.org/W2072656871","https://openalex.org/W2075081148","https://openalex.org/W2095706820","https://openalex.org/W2110656410","https://openalex.org/W2123119012","https://openalex.org/W2136126519","https://openalex.org/W2136734102","https://openalex.org/W2143879629","https://openalex.org/W2147161958","https://openalex.org/W2162459359","https://openalex.org/W2162812874","https://openalex.org/W2165682245","https://openalex.org/W3149448910","https://openalex.org/W4301253858"],"related_works":["https://openalex.org/W1612076744","https://openalex.org/W2129019972","https://openalex.org/W3164085601","https://openalex.org/W2139962137","https://openalex.org/W2126857316","https://openalex.org/W2113308450","https://openalex.org/W2014165129","https://openalex.org/W2367348190","https://openalex.org/W594316872","https://openalex.org/W1522032972"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"introduce":[4],"a":[5,60],"novel":[6],"reconfigurable":[7],"hardware":[8,48,104],"architecture":[9,40,101],"for":[10],"computing":[11],"the":[12,30,42,47,55,78,81,89,96,100,126,131,137,146],"polynomial":[13,18,21,83],"matrix":[14],"multiplication":[15],"(PMM)":[16],"of":[17,29,50,54,77,80,99,117,130,148],"matrices":[19],"and/or":[20],"vectors.":[22],"The":[23,38,70,106,120,133],"proposed":[24,39,138],"algorithm":[25,56],"exploits":[26],"an":[27],"extension":[28],"fast":[31],"convolution":[32],"technique":[33],"to":[34,46,108,124],"multiple-input":[35],"multiple-output":[36],"systems.":[37],"is":[41,57,73,113],"first":[43],"one":[44],"devoted":[45],"implementation":[49,53],"PMM.":[51],"Hardware":[52],"achieved":[58],"via":[59],"highly":[61],"pipelined,":[62],"partly":[63],"systolic":[64],"field-programmable":[65],"gate":[66],"array":[67,110],"(FPGA)":[68],"architecture.":[69,132],"architecture,":[71],"which":[72],"scalable":[74],"in":[75,115],"terms":[76,116],"order":[79],"input":[82],"matrices,":[84],"has":[85],"been":[86],"designed":[87],"using":[88],"Xilinx":[90],"system":[91],"generator":[92],"tool.":[93],"We":[94],"verify":[95,135],"algorithmic":[97],"accuracy":[98,127],"through":[102],"FPGA-in-the-loop":[103],"cosimulations.":[105],"application":[107],"sensor":[109],"signal":[111],"processing":[112],"highlighted,":[114],"strong":[118],"decorrelation.":[119],"results":[121,134],"are":[122],"presented":[123],"demonstrate":[125],"and":[128],"capability":[129],"that":[136],"solution":[139],"gives":[140],"low":[141],"execution":[142],"times":[143],"while":[144],"limiting":[145],"number":[147],"required":[149],"FPGA":[150],"resources.":[151]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}