{"id":"https://openalex.org/W2018468186","doi":"https://doi.org/10.1109/tvlsi.2014.2309663","title":"Demonstrating HW\u2013SW Transient Error Mitigation on the Single-Chip Cloud Computer Data Plane","display_name":"Demonstrating HW\u2013SW Transient Error Mitigation on the Single-Chip Cloud Computer Data Plane","publication_year":2014,"publication_date":"2014-04-07","ids":{"openalex":"https://openalex.org/W2018468186","doi":"https://doi.org/10.1109/tvlsi.2014.2309663","mag":"2018468186"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2014.2309663","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2014.2309663","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028512422","display_name":"Dimitrios Rodopoulos","orcid":"https://orcid.org/0000-0002-1408-3658"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Dimitrios Rodopoulos","raw_affiliation_strings":["Micro Laboratory, School of Electrical and Computer Engineering, National Technical University of Athens, Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Micro Laboratory, School of Electrical and Computer Engineering, National Technical University of Athens, Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Antonis Papanikolaou","orcid":null},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Antonis Papanikolaou","raw_affiliation_strings":["Micro Laboratory, School of Electrical and Computer Engineering, National Technical University of Athens, Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Micro Laboratory, School of Electrical and Computer Engineering, National Technical University of Athens, Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033235745","display_name":"Francky Catthoor","orcid":"https://orcid.org/0000-0002-3599-8515"},"institutions":[{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]},{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Francky Catthoor","raw_affiliation_strings":["Katholieke Universitet Leuven, Leuven, Belgium","imec, Leuven, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Katholieke Universitet Leuven, Leuven, Belgium","institution_ids":["https://openalex.org/I99464096"]},{"raw_affiliation_string":"imec, Leuven, Belgium","institution_ids":["https://openalex.org/I4210114974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043131021","display_name":"Dimitrios Soudris","orcid":"https://orcid.org/0000-0002-6930-6847"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Dimitrios Soudris","raw_affiliation_strings":["Micro Laboratory, School of Electrical and Computer Engineering, National Technical University of Athens, Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Micro Laboratory, School of Electrical and Computer Engineering, National Technical University of Athens, Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8517,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.77223325,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"23","issue":"3","first_page":"507","last_page":"519"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.806162416934967},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.5697659254074097},{"id":"https://openalex.org/keywords/cloud-computing","display_name":"Cloud computing","score":0.5635733604431152},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.5441083312034607},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.523644208908081},{"id":"https://openalex.org/keywords/fidelity","display_name":"Fidelity","score":0.5033056139945984},{"id":"https://openalex.org/keywords/transient","display_name":"Transient (computer programming)","score":0.5003781318664551},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.47158873081207275},{"id":"https://openalex.org/keywords/single-chip-cloud-computer","display_name":"Single-chip Cloud Computer","score":0.4670041799545288},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4335092604160309},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.42748939990997314},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.39514830708503723},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2811596095561981},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.16144618391990662},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10308760404586792},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10038024187088013}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.806162416934967},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.5697659254074097},{"id":"https://openalex.org/C79974875","wikidata":"https://www.wikidata.org/wiki/Q483639","display_name":"Cloud computing","level":2,"score":0.5635733604431152},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.5441083312034607},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.523644208908081},{"id":"https://openalex.org/C2776459999","wikidata":"https://www.wikidata.org/wiki/Q2119376","display_name":"Fidelity","level":2,"score":0.5033056139945984},{"id":"https://openalex.org/C2780799671","wikidata":"https://www.wikidata.org/wiki/Q17087362","display_name":"Transient (computer programming)","level":2,"score":0.5003781318664551},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.47158873081207275},{"id":"https://openalex.org/C166178840","wikidata":"https://www.wikidata.org/wiki/Q1571735","display_name":"Single-chip Cloud Computer","level":5,"score":0.4670041799545288},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4335092604160309},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.42748939990997314},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39514830708503723},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2811596095561981},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16144618391990662},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10308760404586792},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10038024187088013},{"id":"https://openalex.org/C184842701","wikidata":"https://www.wikidata.org/wiki/Q370563","display_name":"Cloud computing security","level":3,"score":0.0},{"id":"https://openalex.org/C120115606","wikidata":"https://www.wikidata.org/wiki/Q5135723","display_name":"Cloud testing","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2014.2309663","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2014.2309663","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"},{"id":"https://openalex.org/F4320330142","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":59,"referenced_works":["https://openalex.org/W140658675","https://openalex.org/W160422864","https://openalex.org/W1519108003","https://openalex.org/W1596544678","https://openalex.org/W1604484881","https://openalex.org/W1916010536","https://openalex.org/W1963637299","https://openalex.org/W1974927420","https://openalex.org/W1980073965","https://openalex.org/W1987931654","https://openalex.org/W1991300952","https://openalex.org/W2006500015","https://openalex.org/W2027357736","https://openalex.org/W2033077089","https://openalex.org/W2045297930","https://openalex.org/W2049864887","https://openalex.org/W2058640228","https://openalex.org/W2062623691","https://openalex.org/W2075628886","https://openalex.org/W2082242617","https://openalex.org/W2099569658","https://openalex.org/W2101165123","https://openalex.org/W2107743196","https://openalex.org/W2108367766","https://openalex.org/W2110096999","https://openalex.org/W2112238732","https://openalex.org/W2115465752","https://openalex.org/W2117747343","https://openalex.org/W2121331521","https://openalex.org/W2122972826","https://openalex.org/W2125169487","https://openalex.org/W2126869140","https://openalex.org/W2134053106","https://openalex.org/W2134778828","https://openalex.org/W2135743241","https://openalex.org/W2145071552","https://openalex.org/W2149586090","https://openalex.org/W2157447136","https://openalex.org/W2158081548","https://openalex.org/W2158664566","https://openalex.org/W2171382532","https://openalex.org/W2266689008","https://openalex.org/W2342204193","https://openalex.org/W2432517183","https://openalex.org/W2519492638","https://openalex.org/W3005308162","https://openalex.org/W3123344192","https://openalex.org/W3140017782","https://openalex.org/W3141932699","https://openalex.org/W3144162164","https://openalex.org/W3145844624","https://openalex.org/W3148359138","https://openalex.org/W3149410719","https://openalex.org/W4231535434","https://openalex.org/W4250303214","https://openalex.org/W4252559437","https://openalex.org/W6675385797","https://openalex.org/W6683201562","https://openalex.org/W6726841442"],"related_works":["https://openalex.org/W2381850946","https://openalex.org/W4380449851","https://openalex.org/W3125091513","https://openalex.org/W4318832338","https://openalex.org/W1919390113","https://openalex.org/W4248383205","https://openalex.org/W3203142394","https://openalex.org/W4234745530","https://openalex.org/W2980068837","https://openalex.org/W2098872742"],"abstract_inverted_index":{"Transient":[0],"errors":[1,121],"are":[2,88,122,160],"a":[3,33,63,69,130,164],"major":[4],"concern":[5],"for":[6,94,136],"the":[7,108,119,151,156],"correct":[8],"operation":[9],"of":[10,19,150,168],"low-level":[11,46],"cache":[12],"memories.":[13],"Aggressive":[14],"integration":[15],"requires":[16],"effective":[17],"mitigation":[18,137],"such":[20],"errors,":[21],"without":[22],"extreme":[23],"overheads":[24],"in":[25,41,45,55],"power,":[26],"timing,":[27],"or":[28],"silicon":[29],"area.":[30],"We":[31],"demonstrate":[32],"hybrid":[34],"(hardware-software)":[35],"scheme":[36],"that":[37,43,61],"mitigates":[38],"bit":[39],"flips":[40],"data":[42],"reside":[44],"caches.":[47],"The":[48,73,104],"methodology":[49],"is":[50,77,127,147],"shown":[51],"to":[52,90,163],"be":[53,139],"applicable":[54],"streaming":[56],"applications":[57],"and":[58,115,155],"we":[59],"illustrate":[60,107],"with":[62,141],"video":[64],"decoding":[65],"case":[66],"study":[67],"on":[68],"state-of-the-art":[70],"many-core":[71],"chip.":[72],"single-chip":[74],"cloud":[75],"computer":[76],"an":[78],"experimental":[79,105],"processor":[80],"created":[81],"by":[82],"Intel":[83],"Labs.":[84],"Dedicated":[85],"on-chip":[86],"memories":[87],"utilized":[89],"keep":[91],"safe":[92],"copies":[93],"key":[95],"application":[96,111,133],"data,":[97],"thus":[98],"allowing":[99],"rollbacks":[100],"upon":[101],"error":[102,152,169],"detection.":[103],"results":[106],"tradeoff":[109],"between":[110],"delay,":[112],"consumed":[113],"energy,":[114],"output":[116,125],"fidelity":[117,126,146],"as":[118,129],"injected":[120],"corrected.":[123],"When":[124],"considered":[128],"hard":[131],"constraint,":[132],"slack":[134],"used":[135],"can":[138],"reclaimed":[140],"dynamic":[142],"frequency":[143],"scaling.":[144],"Output":[145],"guaranteed":[148],"regardless":[149],"injection":[153],"intensity":[154],"application's":[157],"timing":[158],"constraints":[159],"respected":[161],"up":[162],"certain":[165],"upper":[166],"bound":[167],"injection.":[170]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}