{"id":"https://openalex.org/W2007151043","doi":"https://doi.org/10.1109/tvlsi.2014.2309114","title":"Signature Driven Hierarchical Post-Manufacture Tuning of RF Systems for Performance and Power","display_name":"Signature Driven Hierarchical Post-Manufacture Tuning of RF Systems for Performance and Power","publication_year":2014,"publication_date":"2014-04-11","ids":{"openalex":"https://openalex.org/W2007151043","doi":"https://doi.org/10.1109/tvlsi.2014.2309114","mag":"2007151043"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2014.2309114","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2014.2309114","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014516145","display_name":"A. Banerjee","orcid":"https://orcid.org/0000-0001-7671-9669"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]},{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aritra Banerjee","raw_affiliation_strings":["Kilby Labs, Texas Instruments, Dallas, TX, USA","School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Kilby Labs, Texas Instruments, Dallas, TX, USA","institution_ids":["https://openalex.org/I74760111"]},{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069579193","display_name":"Abhijit Chatterjee","orcid":"https://orcid.org/0000-0003-1553-4470"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Abhijit Chatterjee","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.0359,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.79466226,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"23","issue":"2","first_page":"342","last_page":"355"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11248","display_name":"Advanced Power Amplifier Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.6371469497680664},{"id":"https://openalex.org/keywords/signature","display_name":"Signature (topology)","score":0.572745144367218},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5525604486465454},{"id":"https://openalex.org/keywords/radio-frequency","display_name":"Radio frequency","score":0.520866870880127},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4926801323890686},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4875583052635193},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.48594415187835693},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4554348886013031},{"id":"https://openalex.org/keywords/rf-power-amplifier","display_name":"RF power amplifier","score":0.4498339593410492},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.44616830348968506},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.42121049761772156},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4194289445877075},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.35577183961868286},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10730010271072388}],"concepts":[{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.6371469497680664},{"id":"https://openalex.org/C2779696439","wikidata":"https://www.wikidata.org/wiki/Q7512811","display_name":"Signature (topology)","level":2,"score":0.572745144367218},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5525604486465454},{"id":"https://openalex.org/C74064498","wikidata":"https://www.wikidata.org/wiki/Q3396184","display_name":"Radio frequency","level":2,"score":0.520866870880127},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4926801323890686},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4875583052635193},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.48594415187835693},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4554348886013031},{"id":"https://openalex.org/C196054291","wikidata":"https://www.wikidata.org/wiki/Q7276624","display_name":"RF power amplifier","level":4,"score":0.4498339593410492},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.44616830348968506},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.42121049761772156},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4194289445877075},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.35577183961868286},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10730010271072388},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2014.2309114","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2014.2309114","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":56,"referenced_works":["https://openalex.org/W1532111526","https://openalex.org/W1548039857","https://openalex.org/W1569638374","https://openalex.org/W1639032689","https://openalex.org/W1964067494","https://openalex.org/W1966958976","https://openalex.org/W1967004917","https://openalex.org/W1988500876","https://openalex.org/W1991259611","https://openalex.org/W1999347543","https://openalex.org/W2007788584","https://openalex.org/W2025411433","https://openalex.org/W2042911017","https://openalex.org/W2044771513","https://openalex.org/W2060362465","https://openalex.org/W2081244248","https://openalex.org/W2081403706","https://openalex.org/W2098422688","https://openalex.org/W2099839980","https://openalex.org/W2099966101","https://openalex.org/W2102201073","https://openalex.org/W2102526611","https://openalex.org/W2106661578","https://openalex.org/W2111463668","https://openalex.org/W2112276829","https://openalex.org/W2115098810","https://openalex.org/W2115169943","https://openalex.org/W2115849524","https://openalex.org/W2116080338","https://openalex.org/W2116241688","https://openalex.org/W2119919209","https://openalex.org/W2123394857","https://openalex.org/W2123999339","https://openalex.org/W2125219838","https://openalex.org/W2129203798","https://openalex.org/W2141190432","https://openalex.org/W2149625257","https://openalex.org/W2152362083","https://openalex.org/W2153200178","https://openalex.org/W2155796482","https://openalex.org/W2159585174","https://openalex.org/W2160159494","https://openalex.org/W2162529762","https://openalex.org/W2170040849","https://openalex.org/W2170957230","https://openalex.org/W2243478407","https://openalex.org/W2340429540","https://openalex.org/W2516385306","https://openalex.org/W3023540311","https://openalex.org/W3139964720","https://openalex.org/W3143362086","https://openalex.org/W4237121725","https://openalex.org/W4237948290","https://openalex.org/W4241239280","https://openalex.org/W4249210749","https://openalex.org/W4301014524"],"related_works":["https://openalex.org/W3209221379","https://openalex.org/W2156294920","https://openalex.org/W3193712762","https://openalex.org/W2155700382","https://openalex.org/W4287025514","https://openalex.org/W4386535175","https://openalex.org/W2738144851","https://openalex.org/W3145027672","https://openalex.org/W4235509732","https://openalex.org/W4386628957"],"abstract_inverted_index":{"Integration":[0],"of":[1,29,42,120,136,152,164],"RF":[2,30,44,99],"circuits":[3],"in":[4,13,18,34,85,128,157,159],"deeply":[5],"scaled":[6],"CMOS":[7],"technologies":[8],"and":[9,91,108,123,173],"severe":[10],"process":[11,121],"variation":[12,122],"those":[14],"technology":[15],"nodes":[16],"result":[17],"poor":[19],"manufacturing":[20],"yield.":[21],"A":[22,133],"post-manufacture":[23],"tuning":[24,76,106,131,153,160],"approach":[25,139],"for":[26],"yield":[27],"improvement":[28],"systems":[31],"is":[32,69,126,140,146,168],"developed":[33],"this":[35,124],"paper":[36],"that":[37,79,141],"uses":[38],"hierarchical":[39,98],"behavioral":[40,100],"models":[41],"the":[43,54,73,129,137,165],"systems.":[45],"The":[46,102,162],"proposed":[47,130,138,166],"method":[48],"first":[49],"determines":[50],"module-level":[51,75,105,109],"performances":[52],"from":[53,113],"system-level":[55,81],"response":[56],"(signature)":[57],"to":[58,71,115],"an":[59],"applied":[60],"test":[61],"using":[62,170],"top-down":[63,90],"model":[64],"diagnosis.":[65],"Then,":[66],"constrained":[67],"optimization":[68],"performed":[70],"determine":[72],"best":[74],"parameter":[77],"values":[78],"satisfy":[80],"specifications":[82],"(bottom-up":[83],"analysis)":[84],"a":[86,143,149],"power-conscious":[87],"manner.":[88],"Both":[89],"bottom-up":[92],"analysis":[93],"techniques":[94],"are":[95],"supported":[96],"by":[97],"models.":[101],"relationship":[103],"between":[104],"parameters":[107],"performance":[110],"metrics":[111],"changes":[112],"instance":[114,116],"depending":[117],"on":[118],"amount":[119],"factor":[125],"included":[127],"procedure.":[132],"key":[134],"benefit":[135],"only":[142],"single-test":[144],"application":[145],"needed":[147],"at":[148],"fixed":[150],"number":[151],"knob":[154],"settings":[155],"resulting":[156],"reduction":[158],"time.":[161],"efficiency":[163],"technique":[167],"demonstrated":[169],"simulation":[171],"results":[172],"hardware":[174],"experiment.":[175]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}