{"id":"https://openalex.org/W1968677765","doi":"https://doi.org/10.1109/tvlsi.2014.2308302","title":"Quaternary Logic Lookup Table in Standard CMOS","display_name":"Quaternary Logic Lookup Table in Standard CMOS","publication_year":2014,"publication_date":"2014-03-19","ids":{"openalex":"https://openalex.org/W1968677765","doi":"https://doi.org/10.1109/tvlsi.2014.2308302","mag":"1968677765"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2014.2308302","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2014.2308302","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053787279","display_name":"Diogo Brito","orcid":"https://orcid.org/0000-0001-5008-0334"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]},{"id":"https://openalex.org/I4387152517","display_name":"Instituto Superior T\u00e9cnico","ror":"https://ror.org/03db2by73","country_code":null,"type":"education","lineage":["https://openalex.org/I141596103","https://openalex.org/I4387152517"]}],"countries":["PT"],"is_corresponding":true,"raw_author_name":"Diogo Brito","raw_affiliation_strings":["INESC-ID/Instituto Superior T\u00e9cnico\u2014TU Lisbon, GCAM, Lisbon, Portugal","[INESC-ID/Instituto Superior T\u00e9cnico\u2014TU Lisbon, GCAM, Lisbon, Portugal]"],"affiliations":[{"raw_affiliation_string":"INESC-ID/Instituto Superior T\u00e9cnico\u2014TU Lisbon, GCAM, Lisbon, Portugal","institution_ids":["https://openalex.org/I121345201"]},{"raw_affiliation_string":"[INESC-ID/Instituto Superior T\u00e9cnico\u2014TU Lisbon, GCAM, Lisbon, Portugal]","institution_ids":["https://openalex.org/I121345201","https://openalex.org/I4387152517"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001175780","display_name":"Taimur Rabuske","orcid":"https://orcid.org/0000-0002-7525-1969"},"institutions":[{"id":"https://openalex.org/I4387152517","display_name":"Instituto Superior T\u00e9cnico","ror":"https://ror.org/03db2by73","country_code":null,"type":"education","lineage":["https://openalex.org/I141596103","https://openalex.org/I4387152517"]},{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Taimur G. Rabuske","raw_affiliation_strings":["INESC-ID/Instituto Superior T\u00e9cnico\u2014TU Lisbon, GCAM, Lisbon, Portugal","[INESC-ID/Instituto Superior T\u00e9cnico\u2014TU Lisbon, GCAM, Lisbon, Portugal]"],"affiliations":[{"raw_affiliation_string":"INESC-ID/Instituto Superior T\u00e9cnico\u2014TU Lisbon, GCAM, Lisbon, Portugal","institution_ids":["https://openalex.org/I121345201"]},{"raw_affiliation_string":"[INESC-ID/Instituto Superior T\u00e9cnico\u2014TU Lisbon, GCAM, Lisbon, Portugal]","institution_ids":["https://openalex.org/I121345201","https://openalex.org/I4387152517"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047549981","display_name":"Jorge Fernandes","orcid":"https://orcid.org/0000-0002-4916-5637"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]},{"id":"https://openalex.org/I4387152517","display_name":"Instituto Superior T\u00e9cnico","ror":"https://ror.org/03db2by73","country_code":null,"type":"education","lineage":["https://openalex.org/I141596103","https://openalex.org/I4387152517"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Jorge R. Fernandes","raw_affiliation_strings":["INESC-ID/Instituto Superior T\u00e9cnico\u2014TU Lisbon, GCAM, Lisbon, Portugal","[INESC-ID/Instituto Superior T\u00e9cnico\u2014TU Lisbon, GCAM, Lisbon, Portugal]"],"affiliations":[{"raw_affiliation_string":"INESC-ID/Instituto Superior T\u00e9cnico\u2014TU Lisbon, GCAM, Lisbon, Portugal","institution_ids":["https://openalex.org/I121345201"]},{"raw_affiliation_string":"[INESC-ID/Instituto Superior T\u00e9cnico\u2014TU Lisbon, GCAM, Lisbon, Portugal]","institution_ids":["https://openalex.org/I121345201","https://openalex.org/I4387152517"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002334825","display_name":"Paulo Flores","orcid":"https://orcid.org/0000-0003-2970-3589"},"institutions":[{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]},{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]},{"id":"https://openalex.org/I4387152517","display_name":"Instituto Superior T\u00e9cnico","ror":"https://ror.org/03db2by73","country_code":null,"type":"education","lineage":["https://openalex.org/I141596103","https://openalex.org/I4387152517"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Paulo Flores","raw_affiliation_strings":["INESC-ID/Instituto Superior T\u00e9cnico\u2014TU Lisbon, ALGOS, Lisbon, Portugal","[INESC-ID/Instituto Superior T\u00e9cnico\u2014TU Lisbon, ALGOS, Lisbon, Portugal]"],"affiliations":[{"raw_affiliation_string":"INESC-ID/Instituto Superior T\u00e9cnico\u2014TU Lisbon, ALGOS, Lisbon, Portugal","institution_ids":["https://openalex.org/I121345201","https://openalex.org/I4387152517"]},{"raw_affiliation_string":"[INESC-ID/Instituto Superior T\u00e9cnico\u2014TU Lisbon, ALGOS, Lisbon, Portugal]","institution_ids":["https://openalex.org/I141596103","https://openalex.org/I4387152517"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039448613","display_name":"Jos\u00e9 Monteiro","orcid":"https://orcid.org/0000-0003-0603-2268"},"institutions":[{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]},{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]},{"id":"https://openalex.org/I4387152517","display_name":"Instituto Superior T\u00e9cnico","ror":"https://ror.org/03db2by73","country_code":null,"type":"education","lineage":["https://openalex.org/I141596103","https://openalex.org/I4387152517"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Jose Monteiro","raw_affiliation_strings":["INESC-ID/Instituto Superior T\u00e9cnico\u2014TU Lisbon, ALGOS, Lisbon, Portugal","[INESC-ID/Instituto Superior T\u00e9cnico\u2014TU Lisbon, ALGOS, Lisbon, Portugal]"],"affiliations":[{"raw_affiliation_string":"INESC-ID/Instituto Superior T\u00e9cnico\u2014TU Lisbon, ALGOS, Lisbon, Portugal","institution_ids":["https://openalex.org/I121345201","https://openalex.org/I4387152517"]},{"raw_affiliation_string":"[INESC-ID/Instituto Superior T\u00e9cnico\u2014TU Lisbon, ALGOS, Lisbon, Portugal]","institution_ids":["https://openalex.org/I141596103","https://openalex.org/I4387152517"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5053787279"],"corresponding_institution_ids":["https://openalex.org/I121345201","https://openalex.org/I4387152517"],"apc_list":null,"apc_paid":null,"fwci":1.884,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.868461,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"23","issue":"2","first_page":"306","last_page":"316"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8193823099136353},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.7279737591743469},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5995780825614929},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5947459936141968},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5429884791374207},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5023148059844971},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.4542645812034607},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.4297371506690979},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4281449019908905},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.39136528968811035},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3304005265235901},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32792383432388306},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3221122920513153},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.30947965383529663},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.30519556999206543}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8193823099136353},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.7279737591743469},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5995780825614929},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5947459936141968},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5429884791374207},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5023148059844971},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.4542645812034607},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.4297371506690979},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4281449019908905},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.39136528968811035},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3304005265235901},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32792383432388306},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3221122920513153},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.30947965383529663},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.30519556999206543},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2014.2308302","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2014.2308302","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W566978853","https://openalex.org/W1533253004","https://openalex.org/W1535133964","https://openalex.org/W1565760642","https://openalex.org/W1997814192","https://openalex.org/W2059202331","https://openalex.org/W2070002286","https://openalex.org/W2087785420","https://openalex.org/W2112920339","https://openalex.org/W2118014020","https://openalex.org/W2131893813","https://openalex.org/W2137184006","https://openalex.org/W2157985291","https://openalex.org/W2170510975","https://openalex.org/W2200551602","https://openalex.org/W3149866969"],"related_works":["https://openalex.org/W4390550886","https://openalex.org/W3217463396","https://openalex.org/W2790557758","https://openalex.org/W2059812140","https://openalex.org/W2213903980","https://openalex.org/W2610514210","https://openalex.org/W90892980","https://openalex.org/W1979439610","https://openalex.org/W2912670917","https://openalex.org/W2111641067"],"abstract_inverted_index":{"Interconnections":[0],"are":[1],"increasingly":[2],"the":[3,20,29,37,95,117,123,138,162,168,172],"dominant":[4],"contributor":[5],"to":[6,57,93,149],"delay,":[7],"area":[8],"and":[9,27,81,98,166],"energy":[10,43],"consumption":[11],"in":[12,63,108,122,142],"CMOS":[13,74,124,146],"digital":[14],"circuits.":[15],"Multiple-valued":[16],"logic":[17],"can":[18],"decrease":[19],"average":[21],"power":[22,99,169],"required":[23,32],"for":[24,119],"level":[25],"transitions":[26],"reduces":[28],"number":[30],"of":[31,39,171],"interconnections,":[33],"hence":[34],"also":[35],"reducing":[36],"impact":[38],"interconnections":[40],"on":[41,137],"overall":[42],"consumption.":[44,100],"In":[45],"this":[46],"paper,":[47],"we":[48],"propose":[49],"a":[50,77,132,143],"quaternary":[51,110,164],"lookup":[52],"table":[53],"(LUT)":[54],"structure,":[55],"designed":[56,139],"replace":[58],"or":[59,126],"complement":[60],"binary":[61],"LUTs":[62],"field":[64],"programmable":[65],"gate":[66],"arrays.":[67],"The":[68,101,158],"circuit":[69],"is":[70,91],"compatible":[71],"with":[72,76],"standard":[73,144],"processes,":[75],"single":[78],"voltage":[79],"supply":[80],"employing":[82],"only":[83],"simple":[84],"voltagemode":[85],"structures.":[86],"A":[87],"clock":[88],"boosting":[89],"technique":[90],"used":[92],"optimize":[94],"switches":[96],"resistance":[97],"proposed":[102,173],"implementation":[103],"overcomes":[104],"several":[105],"limitations":[106],"found":[107],"previous":[109],"implementations":[111],"published":[112],"so":[113],"far,":[114],"such":[115],"as":[116],"need":[118],"special":[120],"features":[121],"process":[125],"power-hungry":[127],"current-mode":[128],"cells.":[129],"We":[130],"present":[131],"full":[133],"adder":[134],"prototype":[135],"based":[136],"LUT,":[140],"fabricated":[141],"130-nm":[145],"technology,":[147],"able":[148],"work":[150],"at":[151],"100":[152],"MHz":[153],"while":[154],"consuming":[155],"122":[156],"\u03bcW.":[157],"experimental":[159],"results":[160],"demonstrate":[161],"correct":[163],"operation":[165],"confirm":[167],"efficiency":[170],"design.":[174]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}