{"id":"https://openalex.org/W2046069693","doi":"https://doi.org/10.1109/tvlsi.2013.2295538","title":"A Variation-Aware Preferential Design Approach for Memory-Based Reconfigurable Computing","display_name":"A Variation-Aware Preferential Design Approach for Memory-Based Reconfigurable Computing","publication_year":2014,"publication_date":"2014-01-31","ids":{"openalex":"https://openalex.org/W2046069693","doi":"https://doi.org/10.1109/tvlsi.2013.2295538","mag":"2046069693"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2013.2295538","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2295538","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100619719","display_name":"Somnath Paul","orcid":"https://orcid.org/0000-0001-9908-669X"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Somnath Paul","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel Corporation, , Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, , Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009591041","display_name":"Saibal Mukhopadhyay","orcid":"https://orcid.org/0000-0002-8894-3390"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Saibal Mukhopadhyay","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039442844","display_name":"Swarup Bhunia","orcid":"https://orcid.org/0000-0001-6082-6961"},"institutions":[{"id":"https://openalex.org/I58956616","display_name":"Case Western Reserve University","ror":"https://ror.org/051fd9666","country_code":"US","type":"education","lineage":["https://openalex.org/I58956616"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Swarup Bhunia","raw_affiliation_strings":["Department of Electrical and Engineering Computer Sciences, Case Western Reserve University, Cleveland, OH, USA","[Department of Electrical and Engineering Computer Sciences, Case Western Reserve University, Cleveland, OH, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Engineering Computer Sciences, Case Western Reserve University, Cleveland, OH, USA","institution_ids":["https://openalex.org/I58956616"]},{"raw_affiliation_string":"[Department of Electrical and Engineering Computer Sciences, Case Western Reserve University, Cleveland, OH, USA]","institution_ids":["https://openalex.org/I58956616"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2072,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.58882346,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"22","issue":"12","first_page":"2449","last_page":"2461"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7888656854629517},{"id":"https://openalex.org/keywords/computing-with-memory","display_name":"Computing with Memory","score":0.6196616888046265},{"id":"https://openalex.org/keywords/quality-of-service","display_name":"Quality of service","score":0.5313974618911743},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.4859565496444702},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.4837636947631836},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4392521381378174},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4083244800567627},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.32552075386047363},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.2824414074420929},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.25233203172683716},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2484043538570404},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.11962428689002991}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7888656854629517},{"id":"https://openalex.org/C152890283","wikidata":"https://www.wikidata.org/wiki/Q4129922","display_name":"Computing with Memory","level":5,"score":0.6196616888046265},{"id":"https://openalex.org/C5119721","wikidata":"https://www.wikidata.org/wiki/Q220501","display_name":"Quality of service","level":2,"score":0.5313974618911743},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.4859565496444702},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.4837636947631836},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4392521381378174},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4083244800567627},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.32552075386047363},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.2824414074420929},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.25233203172683716},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2484043538570404},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.11962428689002991},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2013.2295538","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2295538","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.717.5211","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.717.5211","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://engr.case.edu/bhunia_swarup/papers/J/J37.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.49000000953674316,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W1595368737","https://openalex.org/W1759929813","https://openalex.org/W2031948068","https://openalex.org/W2041871970","https://openalex.org/W2051535448","https://openalex.org/W2051646685","https://openalex.org/W2060385046","https://openalex.org/W2071691160","https://openalex.org/W2105175332","https://openalex.org/W2112028435","https://openalex.org/W2113115586","https://openalex.org/W2116359224","https://openalex.org/W2122757690","https://openalex.org/W2123892915","https://openalex.org/W2126750376","https://openalex.org/W2127585914","https://openalex.org/W2128239317","https://openalex.org/W2132621842","https://openalex.org/W2144790921","https://openalex.org/W2154477062","https://openalex.org/W2160032993","https://openalex.org/W2160285928","https://openalex.org/W2164678195","https://openalex.org/W2169408323","https://openalex.org/W2170343124","https://openalex.org/W2172499469","https://openalex.org/W3139678091","https://openalex.org/W3148792909","https://openalex.org/W3148873806","https://openalex.org/W4376999389","https://openalex.org/W6677081079","https://openalex.org/W6679781275","https://openalex.org/W6683588402","https://openalex.org/W6684723155","https://openalex.org/W6685406684"],"related_works":["https://openalex.org/W2993507867","https://openalex.org/W2885040162","https://openalex.org/W3025845664","https://openalex.org/W3180803030","https://openalex.org/W4243576563","https://openalex.org/W1575240748","https://openalex.org/W2565280077","https://openalex.org/W2338333993","https://openalex.org/W2168550483","https://openalex.org/W2316890442"],"abstract_inverted_index":{"Static":[0],"random":[1],"access":[2,132],"memory":[3,26,105,119,131,137],"arrays":[4],"designed":[5],"in":[6,40,63,196,202],"sub-90-nm":[7],"technologies":[8],"are":[9],"highly":[10],"vulnerable":[11],"to":[12,31,114,116,134,144,209],"process":[13,98],"variation-induced":[14],"read/write/access":[15],"failures.":[16],"In":[17,51],"memory-based":[18,65],"reconfigurable":[19,66],"computing":[20,67],"frameworks,":[21],"which":[22,83],"use":[23],"large":[24,91],"high-density":[25],"array,":[27],"such":[28],"failures":[29],"lead":[30],"incorrect":[32],"execution":[33],"of":[34,42,58,103,168],"mapped":[35],"applications.":[36,50],"It":[37],"causes":[38],"loss":[39],"quality":[41],"service":[43],"(QoS)":[44],"for":[45,139,173,190,204],"digital":[46],"signal":[47,208],"processing":[48],"(DSP)":[49],"this":[52],"paper,":[53],"we":[54,70,127],"analyze":[55],"the":[56,100,109,129,136,169],"effect":[57,167],"parameter":[59,92],"variations":[60],"on":[61],"QoS":[62,87,115],"a":[64,72,104,148,205],"framework.":[68],"Next,":[69],"propose":[71],"preferential":[73],"design":[74],"approach":[75,151,170],"at":[76,158,198,212],"both":[77],"application":[78,96,192],"mapping":[79,97],"and":[80,88,107,182,200],"circuit":[81,125],"level,":[82,126],"can":[84,152],"significantly":[85],"improve":[86],"yield":[89,203],"under":[90,121],"variations.":[93],"The":[94,166,187],"proposed":[95],"considers":[99],"reliability":[101],"map":[102],"array":[106],"maps":[108],"important":[110],"components":[111],"with":[112],"respect":[113],"more":[117],"reliable":[118],"blocks":[120],"performance":[122],"constraint.":[123],"At":[124],"exploit":[128],"read-dominant":[130],"pattern":[133],"skew":[135],"cells":[138],"better":[140],"read":[141],"stability":[142],"leading":[143],"improved":[145],"QoS.":[146],"Such":[147],"architecture/circuit":[149],"codesign":[150],"also":[153],"tolerate":[154],"increased":[155],"failure":[156],"rate":[157],"low":[159],"operating":[160],"voltage,":[161],"thus":[162],"facilitating":[163],"low-power":[164],"operation.":[165],"is":[171],"studied":[172],"two":[174],"common":[175],"DSP":[176],"applications,":[177],"namely":[178],"discrete":[179],"cosine":[180],"transform":[181],"finite-impulse":[183],"response":[184],"(FIR)":[185],"filter.":[186],"simulation":[188],"results":[189],"FIR":[191],"show":[193],"45%":[194],"improvement":[195],"power":[197],"iso-QoS":[199],"47%":[201],"target":[206],"peak":[207],"noise":[210],"ratio":[211],"45-nm":[213],"technology.":[214]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}