{"id":"https://openalex.org/W2002197388","doi":"https://doi.org/10.1109/tvlsi.2013.2294462","title":"A Unified Write Buffer Cache Management Scheme for Flash Memory","display_name":"A Unified Write Buffer Cache Management Scheme for Flash Memory","publication_year":2014,"publication_date":"2014-01-31","ids":{"openalex":"https://openalex.org/W2002197388","doi":"https://doi.org/10.1109/tvlsi.2013.2294462","mag":"2002197388"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2013.2294462","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2294462","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073520075","display_name":"Liang Shi","orcid":"https://orcid.org/0000-0002-9977-529X"},"institutions":[{"id":"https://openalex.org/I158842170","display_name":"Chongqing University","ror":"https://ror.org/023rhb549","country_code":"CN","type":"education","lineage":["https://openalex.org/I158842170"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Liang Shi","raw_affiliation_strings":["College of Computer Science, Key Laboratory of Cyber Physical Society Credible Service Computing, Ministry of Education, Chongqing University, Chongqing, China","[College of Computer Science, Key Laboratory of Cyber Physical Society Credible Service Computing, Ministry of Education, Chongqing University, Chongqing, China]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Computer Science, Key Laboratory of Cyber Physical Society Credible Service Computing, Ministry of Education, Chongqing University, Chongqing, China","institution_ids":["https://openalex.org/I158842170"]},{"raw_affiliation_string":"[College of Computer Science, Key Laboratory of Cyber Physical Society Credible Service Computing, Ministry of Education, Chongqing University, Chongqing, China]","institution_ids":["https://openalex.org/I158842170"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100391364","display_name":"Jianhua Li","orcid":"https://orcid.org/0000-0002-7086-7625"},"institutions":[{"id":"https://openalex.org/I16365422","display_name":"Hefei University of Technology","ror":"https://ror.org/02czkny70","country_code":"CN","type":"education","lineage":["https://openalex.org/I16365422"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianhua Li","raw_affiliation_strings":["School of Computer Science and Information, Hefei University of Technology, Hefei, China","School of Computer Science and Information Hefei University of Technology,Hefei,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science and Information, Hefei University of Technology, Hefei, China","institution_ids":["https://openalex.org/I16365422"]},{"raw_affiliation_string":"School of Computer Science and Information Hefei University of Technology,Hefei,China","institution_ids":["https://openalex.org/I16365422"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103211926","display_name":"Qingan Li","orcid":"https://orcid.org/0000-0003-0110-5405"},"institutions":[{"id":"https://openalex.org/I37461747","display_name":"Wuhan University","ror":"https://ror.org/033vjfk17","country_code":"CN","type":"education","lineage":["https://openalex.org/I37461747"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qingan Li","raw_affiliation_strings":["Department of Computer Science and Technology, Wuhan University, Wuhan, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, Wuhan University, Wuhan, China","institution_ids":["https://openalex.org/I37461747"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101441768","display_name":"Chun Jason Xue","orcid":"https://orcid.org/0000-0002-6431-9868"},"institutions":[{"id":"https://openalex.org/I168719708","display_name":"City University of Hong Kong","ror":"https://ror.org/03q8dnn23","country_code":"HK","type":"education","lineage":["https://openalex.org/I168719708"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Chun Jason Xue","raw_affiliation_strings":["Department of Computer Science, City University of Hong Kong, Hong Kong","Department of Computer Science, City University of Hong Kong, Hong Kong,#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, City University of Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I168719708"]},{"raw_affiliation_string":"Department of Computer Science, City University of Hong Kong, Hong Kong,#TAB#","institution_ids":["https://openalex.org/I168719708"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016268650","display_name":"Chengmo Yang","orcid":"https://orcid.org/0000-0003-0978-1504"},"institutions":[{"id":"https://openalex.org/I86501945","display_name":"University of Delaware","ror":"https://ror.org/01sbq1a82","country_code":"US","type":"education","lineage":["https://openalex.org/I86501945"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chengmo Yang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Delaware, Newark, DE, USA","Department of Electrical and Computer Engineering, University of Delaware , Newark, DE, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Delaware, Newark, DE, USA","institution_ids":["https://openalex.org/I86501945"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Delaware , Newark, DE, USA","institution_ids":["https://openalex.org/I86501945"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077322091","display_name":"Xuehai Zhou","orcid":"https://orcid.org/0000-0002-8360-3143"},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xuehai Zhou","raw_affiliation_strings":["Department of Computer Science and Technology, University of Science and Technology of China, Hefei, China","Department of Computer Sci. and Tech., University of Science and Technology of China, Hefei, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, University of Science and Technology of China, Hefei, China","institution_ids":["https://openalex.org/I126520041"]},{"raw_affiliation_string":"Department of Computer Sci. and Tech., University of Science and Technology of China, Hefei, China","institution_ids":["https://openalex.org/I126520041"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.7413,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.86021842,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"22","issue":"12","first_page":"2779","last_page":"2792"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11478","display_name":"Caching and Content Delivery","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9919000267982483,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8523558974266052},{"id":"https://openalex.org/keywords/write-buffer","display_name":"Write buffer","score":0.8083645105361938},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6403130292892456},{"id":"https://openalex.org/keywords/flash-file-system","display_name":"Flash file system","score":0.6013656258583069},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5253041386604309},{"id":"https://openalex.org/keywords/flash-memory","display_name":"Flash memory","score":0.5099939107894897},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4916556477546692},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4906696081161499},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.458979994058609},{"id":"https://openalex.org/keywords/flash","display_name":"Flash (photography)","score":0.43876874446868896},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4352433979511261},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4213174283504486},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.4103620946407318},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3745676875114441},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33109337091445923},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.27704566717147827},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.22175827622413635},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.21768391132354736},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.217399001121521},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.15352225303649902}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8523558974266052},{"id":"https://openalex.org/C89089495","wikidata":"https://www.wikidata.org/wiki/Q8038418","display_name":"Write buffer","level":5,"score":0.8083645105361938},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6403130292892456},{"id":"https://openalex.org/C27670709","wikidata":"https://www.wikidata.org/wiki/Q5457555","display_name":"Flash file system","level":4,"score":0.6013656258583069},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5253041386604309},{"id":"https://openalex.org/C2776531357","wikidata":"https://www.wikidata.org/wiki/Q174077","display_name":"Flash memory","level":2,"score":0.5099939107894897},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4916556477546692},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4906696081161499},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.458979994058609},{"id":"https://openalex.org/C2777526259","wikidata":"https://www.wikidata.org/wiki/Q221836","display_name":"Flash (photography)","level":2,"score":0.43876874446868896},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4352433979511261},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4213174283504486},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.4103620946407318},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3745676875114441},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33109337091445923},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.27704566717147827},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.22175827622413635},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.21768391132354736},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.217399001121521},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.15352225303649902},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2013.2294462","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2294462","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1513366578","https://openalex.org/W1969303306","https://openalex.org/W2006425633","https://openalex.org/W2010263580","https://openalex.org/W2018763861","https://openalex.org/W2035712985","https://openalex.org/W2044793671","https://openalex.org/W2079369525","https://openalex.org/W2087220331","https://openalex.org/W2092627171","https://openalex.org/W2099316199","https://openalex.org/W2106117073","https://openalex.org/W2107028053","https://openalex.org/W2114828666","https://openalex.org/W2117595384","https://openalex.org/W2125682113","https://openalex.org/W2129245853","https://openalex.org/W2133128493","https://openalex.org/W2144967657","https://openalex.org/W2150958198","https://openalex.org/W2151303863","https://openalex.org/W2161238215","https://openalex.org/W2165068957","https://openalex.org/W3142517289","https://openalex.org/W6630600237","https://openalex.org/W6672624576","https://openalex.org/W6684515133"],"related_works":["https://openalex.org/W2165959208","https://openalex.org/W2111789994","https://openalex.org/W126194223","https://openalex.org/W2018763861","https://openalex.org/W2089922579","https://openalex.org/W2398854546","https://openalex.org/W2117595384","https://openalex.org/W1979327497","https://openalex.org/W1691732600","https://openalex.org/W2586605895"],"abstract_inverted_index":{"NAND":[0],"flash":[1,18,100,147],"memory":[2,19,101],"has":[3,47],"been":[4,48],"widely":[5],"adopted":[6],"in":[7,124],"embedded":[8],"systems":[9],"as":[10],"secondary":[11],"storage.":[12],"However,":[13],"the":[14,23,52,57,97,105,115,125,140],"further":[15],"development":[16,58],"of":[17,25,35,54,59,71,99,107],"strongly":[20],"hinges":[21],"on":[22,128],"tackling":[24],"its":[26],"inherent":[27],"implausible":[28],"characteristics,":[29],"including":[30],"read-and-write":[31],"speed":[32],"asymmetry,":[33],"inability":[34],"in-place":[36],"updates,":[37],"and":[38,110],"performance-harmful":[39],"erase":[40,108],"operations.":[41],"While":[42],"write":[43,55,111,142,145],"buffer":[44],"cache":[45],"(WBC)":[46],"proposed":[49,94],"to":[50,95,136,144,146],"enhance":[51],"performance":[53,98],"operations,":[56],"a":[60,76,82,130],"unified":[61],"WBC":[62,84,165],"management":[63,85,166],"scheme":[64,86],"that":[65,161],"is":[66,74,93,134,156],"effective":[67],"for":[68],"diverse":[69],"types":[70],"access":[72,121],"patterns":[73],"still":[75],"challenging":[77],"task.":[78],"In":[79],"this":[80],"paper,":[81],"novel":[83,131],"named":[87],"expectation-based":[88],"least":[89],"recently":[90],"used":[91],"(ExLRU)":[92],"improve":[96],"through":[102],"effectively":[103],"reducing":[104],"number":[106],"operations":[109],"activities.":[112],"Different":[113],"from":[114],"previous":[116],"works,":[117],"ExLRU":[118,151,162],"accurately":[119],"maintains":[120],"history":[122],"information":[123],"WBC,":[126],"based":[127],"which":[129],"cost":[132,143],"model":[133],"constructed":[135],"select":[137],"data":[138],"with":[139,153],"minimum":[141],"memory.":[148],"An":[149],"efficient":[150],"implementation":[152],"negligible":[154],"overhead":[155],"developed.":[157],"Simulation":[158],"results":[159],"show":[160],"outperforms":[163],"state-of-the-art":[164],"schemes":[167],"under":[168],"various":[169],"workloads.":[170]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}