{"id":"https://openalex.org/W1997203221","doi":"https://doi.org/10.1109/tvlsi.2013.2293135","title":"Tunnel FETs for Ultralow Voltage Digital VLSI Circuits: Part I\u2014Device\u2013Circuit Interaction and Evaluation at Device Level","display_name":"Tunnel FETs for Ultralow Voltage Digital VLSI Circuits: Part I\u2014Device\u2013Circuit Interaction and Evaluation at Device Level","publication_year":2014,"publication_date":"2014-02-26","ids":{"openalex":"https://openalex.org/W1997203221","doi":"https://doi.org/10.1109/tvlsi.2013.2293135","mag":"1997203221"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2013.2293135","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2293135","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022109981","display_name":"David Esseni","orcid":"https://orcid.org/0000-0002-3468-5197"},"institutions":[{"id":"https://openalex.org/I129043915","display_name":"University of Udine","ror":"https://ror.org/05ht0mh31","country_code":"IT","type":"education","lineage":["https://openalex.org/I129043915"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"David Esseni","raw_affiliation_strings":["Dipartimento di Ingegneria Elettrica, Gestionale e Meccanica, Universit\u00e0 di Udine, Udine, Italy","Dipartimento di Ingegneria Elettrica, Gestionale e Meccanica; Universit\u00e0 di Udine; Udine Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettrica, Gestionale e Meccanica, Universit\u00e0 di Udine, Udine, Italy","institution_ids":["https://openalex.org/I129043915"]},{"raw_affiliation_string":"Dipartimento di Ingegneria Elettrica, Gestionale e Meccanica; Universit\u00e0 di Udine; Udine Italy","institution_ids":["https://openalex.org/I129043915"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080967439","display_name":"Manuel Guglielmini","orcid":null},"institutions":[{"id":"https://openalex.org/I129043915","display_name":"University of Udine","ror":"https://ror.org/05ht0mh31","country_code":"IT","type":"education","lineage":["https://openalex.org/I129043915"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Manuel Guglielmini","raw_affiliation_strings":["Dipartimento di Ingegneria Elettrica, Gestionale e Meccanica, Universit\u00e0 di Udine, Udine, Italy","Dipartimento di Ingegneria Elettrica, Gestionale e Meccanica; Universit\u00e0 di Udine; Udine Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettrica, Gestionale e Meccanica, Universit\u00e0 di Udine, Udine, Italy","institution_ids":["https://openalex.org/I129043915"]},{"raw_affiliation_string":"Dipartimento di Ingegneria Elettrica, Gestionale e Meccanica; Universit\u00e0 di Udine; Udine Italy","institution_ids":["https://openalex.org/I129043915"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089862616","display_name":"Bernard Kapidani","orcid":"https://orcid.org/0000-0001-7369-4400"},"institutions":[{"id":"https://openalex.org/I129043915","display_name":"University of Udine","ror":"https://ror.org/05ht0mh31","country_code":"IT","type":"education","lineage":["https://openalex.org/I129043915"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Bernard Kapidani","raw_affiliation_strings":["Dipartimento di Ingegneria Elettrica, Gestionale e Meccanica, Universit\u00e0 di Udine, Udine, Italy","Dipartimento di Ingegneria Elettrica, Gestionale e Meccanica; Universit\u00e0 di Udine; Udine Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettrica, Gestionale e Meccanica, Universit\u00e0 di Udine, Udine, Italy","institution_ids":["https://openalex.org/I129043915"]},{"raw_affiliation_string":"Dipartimento di Ingegneria Elettrica, Gestionale e Meccanica; Universit\u00e0 di Udine; Udine Italy","institution_ids":["https://openalex.org/I129043915"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038281784","display_name":"Tommaso Rollo","orcid":"https://orcid.org/0000-0002-9831-9639"},"institutions":[{"id":"https://openalex.org/I129043915","display_name":"University of Udine","ror":"https://ror.org/05ht0mh31","country_code":"IT","type":"education","lineage":["https://openalex.org/I129043915"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Tommaso Rollo","raw_affiliation_strings":["Dipartimento di Ingegneria Elettrica, Gestionale e Meccanica, Universit\u00e0 di Udine, Udine, Italy","Dipartimento di Ingegneria Elettrica, Gestionale e Meccanica; Universit\u00e0 di Udine; Udine Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettrica, Gestionale e Meccanica, Universit\u00e0 di Udine, Udine, Italy","institution_ids":["https://openalex.org/I129043915"]},{"raw_affiliation_string":"Dipartimento di Ingegneria Elettrica, Gestionale e Meccanica; Universit\u00e0 di Udine; Udine Italy","institution_ids":["https://openalex.org/I129043915"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052037141","display_name":"Massimo Alioto","orcid":"https://orcid.org/0000-0002-4127-8258"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Massimo Alioto","raw_affiliation_strings":["Department of Electrical and Computer Engineering, National University of Singapore, Singapore","[Dept. of Electrical and Computer Engineering, National University of Singapore, Singapore.]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]},{"raw_affiliation_string":"[Dept. of Electrical and Computer Engineering, National University of Singapore, Singapore.]","institution_ids":["https://openalex.org/I165932596"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5022109981"],"corresponding_institution_ids":["https://openalex.org/I129043915"],"apc_list":null,"apc_paid":null,"fwci":5.652,"has_fulltext":false,"cited_by_count":72,"citation_normalized_percentile":{"value":0.96410924,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"22","issue":"12","first_page":"2488","last_page":"2498"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5066512227058411},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5042661428451538},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4491543173789978},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4325333535671234},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.41787034273147583},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.33225899934768677},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18223002552986145},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.13701540231704712}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5066512227058411},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5042661428451538},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4491543173789978},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4325333535671234},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.41787034273147583},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33225899934768677},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18223002552986145},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.13701540231704712}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/tvlsi.2013.2293135","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2293135","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:air.uniud.it:11390/1038014","is_oa":false,"landing_page_url":"http://hdl.handle.net/11390/1038014","pdf_url":null,"source":{"id":"https://openalex.org/S4306401163","display_name":"Institutional Research Information System (University of Udine)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I129043915","host_organization_name":"University of Udine","host_organization_lineage":["https://openalex.org/I129043915"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"1.1 Articolo in rivista"},{"id":"pmh:oai:usiena-air.unisi.it:11365/47194","is_oa":false,"landing_page_url":"http://hdl.handle.net/11365/47194","pdf_url":null,"source":{"id":"https://openalex.org/S4377196319","display_name":"Use Siena air (University of Siena)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I102064193","host_organization_name":"University of Siena","host_organization_lineage":["https://openalex.org/I102064193"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":46,"referenced_works":["https://openalex.org/W1505863188","https://openalex.org/W1539259481","https://openalex.org/W1661368752","https://openalex.org/W1974955191","https://openalex.org/W1974982221","https://openalex.org/W1975118227","https://openalex.org/W1982547523","https://openalex.org/W1994350206","https://openalex.org/W2009624223","https://openalex.org/W2017216250","https://openalex.org/W2028226468","https://openalex.org/W2031650765","https://openalex.org/W2032197740","https://openalex.org/W2047429839","https://openalex.org/W2053347943","https://openalex.org/W2058145070","https://openalex.org/W2063776001","https://openalex.org/W2069257560","https://openalex.org/W2078066929","https://openalex.org/W2084146242","https://openalex.org/W2088597548","https://openalex.org/W2097579177","https://openalex.org/W2097797048","https://openalex.org/W2109681850","https://openalex.org/W2111852168","https://openalex.org/W2123636681","https://openalex.org/W2129482572","https://openalex.org/W2129599852","https://openalex.org/W2131487004","https://openalex.org/W2138991787","https://openalex.org/W2149761782","https://openalex.org/W2151455206","https://openalex.org/W2152293406","https://openalex.org/W2153717872","https://openalex.org/W2153830758","https://openalex.org/W2154869256","https://openalex.org/W2158692165","https://openalex.org/W2166481560","https://openalex.org/W2166807335","https://openalex.org/W2169407935","https://openalex.org/W2541877987","https://openalex.org/W4238618429","https://openalex.org/W4253730527","https://openalex.org/W6630413822","https://openalex.org/W6664829858","https://openalex.org/W6680851830"],"related_works":["https://openalex.org/W2796521923","https://openalex.org/W4241196849","https://openalex.org/W95651076","https://openalex.org/W2471648397","https://openalex.org/W2770163697","https://openalex.org/W2071834334","https://openalex.org/W23143985","https://openalex.org/W2386329201","https://openalex.org/W4206112934","https://openalex.org/W2051008800"],"abstract_inverted_index":{"This":[0],"paper":[1,206],"and":[2,17,47,70,73,86,120,127],"the":[3,7,14,52,55,65,83,106,149,167,176,179,182,195,204,208],"companion":[4,168,205],"work":[5],"present":[6],"results":[8,141,174,193],"of":[9,134,156,178,184],"a":[10,26,75,79,131,198],"comparative":[11],"study":[12],"between":[13,82],"tunnel-FETs":[15],"(TFETs)":[16],"conventional":[18],"MOSFETs":[19,129,221],"for":[20,124,151,175,197,217],"ultralow":[21,90,99],"power":[22],"digital":[23],"circuits":[24],"targeting":[25],"V":[27,91,135],"<sub":[28,92,108,113,136],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[29,93,109,114,137],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">DD</sub>":[30,94,138],"below":[31],"500":[32],"mV.":[33],"For":[34],"this":[35,61],"purpose,":[36],"we":[37,63,103],"employed":[38],"numerical":[39],"TCAD":[40],"simulations,":[41],"as":[42,44,96],"well":[43],"mixed":[45],"device-circuit":[46,66],"lookup-table":[48],"simulations":[49],"using":[50],"either":[51,218],"SENTAURUS":[53],"or":[54,220],"Verilog-A":[56],"environment.":[57],"In":[58],"particular,":[59],"in":[60,68,98,130,166,203],"paper,":[62],"explore":[64],"interaction":[67],"n-":[69],"p-type":[71],"TFETs,":[72,125],"propose":[74],"design":[76],"leading":[77],"to":[78,144,181,214],"good":[80],"tradeoff":[81],"current":[84],"leakage":[85],"transistor":[87],"imbalance":[88],"at":[89],",":[95,111,116],"required":[97],"voltage":[100,154,215],"systems.":[101],"Then,":[102],"systematically":[104],"compare":[105],"I":[107,112],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">OFF</sub>":[110],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">ON</sub>":[115],"effective":[117],"capacitance,":[118],"OFF-state":[119],"ON-state":[121],"stacking":[122],"factors":[123],"SOI,":[126],"bulk":[128],"wide":[132],"range":[133],".":[139],"These":[140],"allow":[142],"us":[143],"infer":[145],"preliminary":[146],"indications":[147],"about":[148,207],"amenability":[150],"an":[152],"aggressive":[153],"scaling":[155,216],"TFETs":[157,219],"compared":[158],"with":[159],"MOSFETs,":[160],"which":[161],"will":[162],"be":[163],"further":[164],"developed":[165],"paper.":[169],"We":[170],"also":[171],"report":[172],"simulation":[173],"sensitivity":[177],"transistors":[180],"variation":[183,192],"some":[185],"key":[186],"device":[187],"parameters.":[188],"Even":[189],"these":[190],"process":[191,212],"set":[194],"stage":[196],"more":[199],"thorough":[200],"investigation":[201],"addressed":[202],"limits":[209],"imposed":[210],"by":[211],"variability":[213],"circuits.":[222]},"counts_by_year":[{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":7},{"year":2020,"cited_by_count":9},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":7},{"year":2017,"cited_by_count":10},{"year":2016,"cited_by_count":11},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}