{"id":"https://openalex.org/W2093478962","doi":"https://doi.org/10.1109/tvlsi.2013.2290305","title":"Adaptive Floating-Gate Circuit Enabled Large-Scale FPAA","display_name":"Adaptive Floating-Gate Circuit Enabled Large-Scale FPAA","publication_year":2014,"publication_date":"2014-01-31","ids":{"openalex":"https://openalex.org/W2093478962","doi":"https://doi.org/10.1109/tvlsi.2013.2290305","mag":"2093478962"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2013.2290305","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2290305","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007273807","display_name":"Stephen Brink","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Stephen Brink","raw_affiliation_strings":["Department of Electrical Engineering, Georgia Institute of Technology, Atlanta, GA, USA","Department of Electrical Engineering Georgia Institute of Technology Atlanta GA USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Department of Electrical Engineering Georgia Institute of Technology Atlanta GA USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073433071","display_name":"Jennifer Hasler","orcid":"https://orcid.org/0000-0002-6866-3156"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jennifer Hasler","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040453854","display_name":"Richard Wunderlich","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Richard Wunderlich","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":1.6912,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.8372854,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"22","issue":"11","first_page":"2307","last_page":"2315"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-analog-array","display_name":"Field-programmable analog array","score":0.8396978974342346},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.587790846824646},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5828210115432739},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5722662210464478},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5671311616897583},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4984865188598633},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.47324949502944946},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.45850712060928345},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.42969998717308044},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.39034897089004517},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3580910563468933},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.35600051283836365},{"id":"https://openalex.org/keywords/analog-multiplier","display_name":"Analog multiplier","score":0.2338307499885559},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.09938704967498779}],"concepts":[{"id":"https://openalex.org/C149128552","wikidata":"https://www.wikidata.org/wiki/Q380201","display_name":"Field-programmable analog array","level":5,"score":0.8396978974342346},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.587790846824646},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5828210115432739},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5722662210464478},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5671311616897583},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4984865188598633},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47324949502944946},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.45850712060928345},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.42969998717308044},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.39034897089004517},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3580910563468933},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.35600051283836365},{"id":"https://openalex.org/C98142538","wikidata":"https://www.wikidata.org/wiki/Q485005","display_name":"Analog multiplier","level":4,"score":0.2338307499885559},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.09938704967498779},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2013.2290305","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2290305","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.800000011920929,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1508791357","https://openalex.org/W1567680258","https://openalex.org/W1975936798","https://openalex.org/W1982449228","https://openalex.org/W1982965615","https://openalex.org/W1985745236","https://openalex.org/W2038078811","https://openalex.org/W2046857741","https://openalex.org/W2070057122","https://openalex.org/W2084179321","https://openalex.org/W2105090981","https://openalex.org/W2111428553","https://openalex.org/W2112100629","https://openalex.org/W2112805342","https://openalex.org/W2115129967","https://openalex.org/W2118249063","https://openalex.org/W2120461003","https://openalex.org/W2139016795","https://openalex.org/W2139456454","https://openalex.org/W2140852929","https://openalex.org/W2145183934","https://openalex.org/W2155029651","https://openalex.org/W2160895110","https://openalex.org/W2167850060","https://openalex.org/W2168153801","https://openalex.org/W4229794591","https://openalex.org/W6668076186","https://openalex.org/W6675640900","https://openalex.org/W6680878451"],"related_works":["https://openalex.org/W2972690320","https://openalex.org/W2100038265","https://openalex.org/W3045972127","https://openalex.org/W2534117492","https://openalex.org/W2028682231","https://openalex.org/W2370711637","https://openalex.org/W1567680258","https://openalex.org/W2163228605","https://openalex.org/W2153003296","https://openalex.org/W2170979950"],"abstract_inverted_index":{"We":[0,18,40,70],"present":[1,19,41,71],"a":[2,20,80,85],"large-scale":[3],"field":[4],"programmable":[5],"analog":[6],"array":[7],"that":[8,24],"enables":[9,25],"floating-gate":[10],"(FG)":[11],"adaptive":[12,82,92],"circuits":[13],"using":[14],"FG-based":[15],"switch":[16,26],"technology.":[17],"novel":[21],"architecture":[22],"technology":[23],"routing":[27],"with":[28],"FG":[29,38,48,93],"elements":[30],"for":[31,79,84,90],"signals":[32],"resulting":[33],"from":[34],"high":[35],"voltage":[36],"adapting":[37],"elements.":[39],"careful":[42],"analysis":[43],"and":[44,89],"characterization":[45],"of":[46],"the":[47,58,68,72],"structure,":[49,83],"including":[50],"programming":[51,60],"ranges,":[52],"electron":[53],"tunneling":[54],"paths,":[55],"to":[56],"show":[57],"indirect":[59],"structure":[61],"involving":[62],"an":[63],"nFET":[64],"device":[65],"can":[66],"handle":[67],"signals.":[69],"experimental":[73],"data":[74],"(350-nm":[75],"commercial":[76],"CMOS":[77],"process)":[78],"single-transistor":[81],"compiled":[86],"autozeroing":[87],"amplifier,":[88],"multiple":[91],"circuits.":[94]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}