{"id":"https://openalex.org/W2009121146","doi":"https://doi.org/10.1109/tvlsi.2013.2288934","title":"Write Assist Circuit to Cater Reliability and Floating Bit Line Problem of Negative Bit Line Assist Technique for Single or Multiport Static Random Access Memory","display_name":"Write Assist Circuit to Cater Reliability and Floating Bit Line Problem of Negative Bit Line Assist Technique for Single or Multiport Static Random Access Memory","publication_year":2013,"publication_date":"2013-11-19","ids":{"openalex":"https://openalex.org/W2009121146","doi":"https://doi.org/10.1109/tvlsi.2013.2288934","mag":"2009121146"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2013.2288934","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2288934","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020900413","display_name":"Kedar Janardan Dhori","orcid":null},"institutions":[{"id":"https://openalex.org/I131827901","display_name":"STMicroelectronics (Switzerland)","ror":"https://ror.org/00wm3b005","country_code":"CH","type":"company","lineage":["https://openalex.org/I131827901"]},{"id":"https://openalex.org/I4210094169","display_name":"STMicroelectronics (India)","ror":"https://ror.org/00ft7bw25","country_code":"IN","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210094169"]}],"countries":["CH","IN"],"is_corresponding":false,"raw_author_name":"Kedar Janardan Dhori","raw_affiliation_strings":["Technology Research and Development, STMicroelectronics Pvt. Ltd., Greater Noida, India","[Technology Research and Development, STMicroelectronics Pvt. Ltd., Greater Noida, India]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technology Research and Development, STMicroelectronics Pvt. Ltd., Greater Noida, India","institution_ids":["https://openalex.org/I4210094169"]},{"raw_affiliation_string":"[Technology Research and Development, STMicroelectronics Pvt. Ltd., Greater Noida, India]","institution_ids":["https://openalex.org/I131827901"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056138326","display_name":"Vinay Kumar","orcid":"https://orcid.org/0000-0002-3759-9091"},"institutions":[{"id":"https://openalex.org/I131827901","display_name":"STMicroelectronics (Switzerland)","ror":"https://ror.org/00wm3b005","country_code":"CH","type":"company","lineage":["https://openalex.org/I131827901"]},{"id":"https://openalex.org/I4210094169","display_name":"STMicroelectronics (India)","ror":"https://ror.org/00ft7bw25","country_code":"IN","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210094169"]}],"countries":["CH","IN"],"is_corresponding":false,"raw_author_name":"Vinay Kumar","raw_affiliation_strings":["Technology Research and Development, STMicroelectronics Pvt. Ltd., Greater Noida, India","[Technology Research and Development, STMicroelectronics Pvt. Ltd., Greater Noida, India]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technology Research and Development, STMicroelectronics Pvt. Ltd., Greater Noida, India","institution_ids":["https://openalex.org/I4210094169"]},{"raw_affiliation_string":"[Technology Research and Development, STMicroelectronics Pvt. Ltd., Greater Noida, India]","institution_ids":["https://openalex.org/I131827901"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5003364961","display_name":"Harsh Rawat","orcid":null},"institutions":[{"id":"https://openalex.org/I131827901","display_name":"STMicroelectronics (Switzerland)","ror":"https://ror.org/00wm3b005","country_code":"CH","type":"company","lineage":["https://openalex.org/I131827901"]},{"id":"https://openalex.org/I4210094169","display_name":"STMicroelectronics (India)","ror":"https://ror.org/00ft7bw25","country_code":"IN","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210094169"]}],"countries":["CH","IN"],"is_corresponding":false,"raw_author_name":"Harsh Rawat","raw_affiliation_strings":["Technology Research and Development, STMicroelectronics Pvt. Ltd., Greater Noida, India","[Technology Research and Development, STMicroelectronics Pvt. Ltd., Greater Noida, India]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technology Research and Development, STMicroelectronics Pvt. Ltd., Greater Noida, India","institution_ids":["https://openalex.org/I4210094169"]},{"raw_affiliation_string":"[Technology Research and Development, STMicroelectronics Pvt. Ltd., Greater Noida, India]","institution_ids":["https://openalex.org/I131827901"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2054,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.61833459,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"22","issue":"11","first_page":"2350","last_page":"2356"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8616896867752075},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6182718873023987},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6105164885520935},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5299542546272278},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5298761129379272},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5190137624740601},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.468752384185791},{"id":"https://openalex.org/keywords/access-time","display_name":"Access time","score":0.4442669153213501},{"id":"https://openalex.org/keywords/circuit-reliability","display_name":"Circuit reliability","score":0.4403395354747772},{"id":"https://openalex.org/keywords/process-corners","display_name":"Process corners","score":0.4260195791721344},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.4223189651966095},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3885641098022461},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.34039247035980225},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3032991886138916},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2533670961856842},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.19557127356529236}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8616896867752075},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6182718873023987},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6105164885520935},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5299542546272278},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5298761129379272},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5190137624740601},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.468752384185791},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.4442669153213501},{"id":"https://openalex.org/C2778309119","wikidata":"https://www.wikidata.org/wiki/Q5121614","display_name":"Circuit reliability","level":4,"score":0.4403395354747772},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.4260195791721344},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.4223189651966095},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3885641098022461},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.34039247035980225},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3032991886138916},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2533670961856842},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.19557127356529236},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2013.2288934","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2288934","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8799999952316284}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1856883363","https://openalex.org/W1987559308","https://openalex.org/W1992606738","https://openalex.org/W2006292752","https://openalex.org/W2049520384","https://openalex.org/W2118576968","https://openalex.org/W2162335740","https://openalex.org/W2171945873","https://openalex.org/W4231296481","https://openalex.org/W6648341231"],"related_works":["https://openalex.org/W2136045454","https://openalex.org/W2074944429","https://openalex.org/W1991075467","https://openalex.org/W2389637992","https://openalex.org/W2369430179","https://openalex.org/W2662219006","https://openalex.org/W2609881373","https://openalex.org/W4387697157","https://openalex.org/W2172029144","https://openalex.org/W2186356227"],"abstract_inverted_index":{"We":[0],"propose":[1],"adaptive":[2],"negative":[3,22],"bit":[4,61],"line":[5],"write":[6],"assist":[7],"(WA)":[8],"circuit":[9],"for":[10,56],"static":[11],"random":[12],"access":[13],"memory":[14],"(SRAM).":[15],"It":[16],"provides":[17],"controlled":[18],"overdrive":[19],"voltage":[20,34,44],"(or":[21],"bump)":[23],"across":[24],"the":[25,40,112],"full":[26],"range":[27,69],"of":[28,90],"operating":[29,68],"voltage.":[30],"This":[31,84],"allows":[32],"dynamic":[33,97],"and":[35,45,96,103],"frequency":[36],"scaling":[37],"without":[38,114],"penalizing":[39],"reliability":[41],"at":[42,106],"higher":[43],"temperature.":[46],"Design":[47],"is":[48,101],"implemented":[49],"in":[50],"CMOS":[51],"32NM":[52],"low":[53],"power":[54,98],"technology":[55],"dual":[57],"port":[58],"(DP)":[59],"SRAM":[60],"cell":[62],"0.390u2":[63],"(DP390)":[64],"having":[65],"a":[66],"normal":[67],"from":[70],"0.9":[71,107],"to":[72,76,111],"1.1":[73],"V,":[74],"extended":[75],"0.75-1.1":[77],"V":[78,108],"by":[79],"utilizing":[80],"proposed":[81],"WA":[82],"circuit.":[83],"design":[85,113],"has":[86],"an":[87],"area":[88],"overhead":[89],"4.5%.":[91],"Write":[92],"cycle":[93],"performance":[94],"improvement":[95],"reduction":[99],"achieved":[100],"10%":[102],"8%,":[104],"respectively,":[105],"with":[109],"respect":[110],"WA.":[115]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-15T18:14:33.161393","created_date":"2025-10-10T00:00:00"}