{"id":"https://openalex.org/W2001370577","doi":"https://doi.org/10.1109/tvlsi.2013.2284281","title":"Quantifying the Gap Between FPGA and Custom CMOS to Aid Microarchitectural Design","display_name":"Quantifying the Gap Between FPGA and Custom CMOS to Aid Microarchitectural Design","publication_year":2013,"publication_date":"2013-11-19","ids":{"openalex":"https://openalex.org/W2001370577","doi":"https://doi.org/10.1109/tvlsi.2013.2284281","mag":"2001370577"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2013.2284281","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2284281","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000808423","display_name":"Henry Wong","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Henry Wong","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada","Dept. of Electrical and Computer Engineering, University of Toronto, Toronto, Canada#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of Toronto, Toronto, Canada#TAB#","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030184404","display_name":"Vaughn Betz","orcid":"https://orcid.org/0000-0003-0528-6493"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Vaughn Betz","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada","Dept. of Electrical and Computer Engineering, University of Toronto, Toronto, Canada#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of Toronto, Toronto, Canada#TAB#","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090184149","display_name":"Jonathan Rose","orcid":"https://orcid.org/0000-0002-3551-2175"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jonathan Rose","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada","Dept. of Electrical and Computer Engineering, University of Toronto, Toronto, Canada#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of Toronto, Toronto, Canada#TAB#","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5000808423"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.07416397,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"22","issue":"10","first_page":"2067","last_page":"2080"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7818505764007568},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.6994322538375854},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6851768493652344},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.664810061454773},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.6362729668617249},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.6141605973243713},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.605112612247467},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5459389686584473},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4819195568561554},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48007068037986755},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.47157731652259827},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3599297106266022},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3560689687728882},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.24045711755752563},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.22209566831588745},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2098715603351593},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.1591871678829193},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06852921843528748}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7818505764007568},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.6994322538375854},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6851768493652344},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.664810061454773},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.6362729668617249},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.6141605973243713},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.605112612247467},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5459389686584473},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4819195568561554},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48007068037986755},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.47157731652259827},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3599297106266022},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3560689687728882},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.24045711755752563},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.22209566831588745},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2098715603351593},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.1591871678829193},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06852921843528748},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/tvlsi.2013.2284281","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2284281","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.636.9748","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.636.9748","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecg.utoronto.ca/~vaughn/papers/tvlsi2013_substrate.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.707.3788","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.707.3788","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecg.toronto.edu/%7Ejayar/pubs/wong/wongtvlsi14.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":70,"referenced_works":["https://openalex.org/W52795778","https://openalex.org/W1550639219","https://openalex.org/W1563755196","https://openalex.org/W1601789160","https://openalex.org/W1920255781","https://openalex.org/W1977850862","https://openalex.org/W1989206638","https://openalex.org/W2001894083","https://openalex.org/W2002747242","https://openalex.org/W2002752493","https://openalex.org/W2003761123","https://openalex.org/W2006126467","https://openalex.org/W2007088776","https://openalex.org/W2016889342","https://openalex.org/W2022807575","https://openalex.org/W2027372483","https://openalex.org/W2030959856","https://openalex.org/W2031967364","https://openalex.org/W2032829170","https://openalex.org/W2043230098","https://openalex.org/W2043541129","https://openalex.org/W2050828075","https://openalex.org/W2051846227","https://openalex.org/W2053425359","https://openalex.org/W2056407873","https://openalex.org/W2062143991","https://openalex.org/W2067392247","https://openalex.org/W2080418535","https://openalex.org/W2081726842","https://openalex.org/W2081956993","https://openalex.org/W2093545354","https://openalex.org/W2093994565","https://openalex.org/W2098681688","https://openalex.org/W2101285334","https://openalex.org/W2102081731","https://openalex.org/W2103206828","https://openalex.org/W2107916517","https://openalex.org/W2109659793","https://openalex.org/W2111880608","https://openalex.org/W2112833506","https://openalex.org/W2112969627","https://openalex.org/W2114168079","https://openalex.org/W2116094656","https://openalex.org/W2121050483","https://openalex.org/W2127609451","https://openalex.org/W2130703378","https://openalex.org/W2133098851","https://openalex.org/W2137329733","https://openalex.org/W2148954445","https://openalex.org/W2150722965","https://openalex.org/W2150911183","https://openalex.org/W2161864047","https://openalex.org/W2178304631","https://openalex.org/W2181704284","https://openalex.org/W2537134123","https://openalex.org/W2545858352","https://openalex.org/W3004436853","https://openalex.org/W4243872270","https://openalex.org/W4244330651","https://openalex.org/W4253421865","https://openalex.org/W4285719527","https://openalex.org/W6635932313","https://openalex.org/W6647496250","https://openalex.org/W6650975361","https://openalex.org/W6651138098","https://openalex.org/W6658668434","https://openalex.org/W6667544498","https://openalex.org/W6670984688","https://openalex.org/W6680226504","https://openalex.org/W6729233930"],"related_works":["https://openalex.org/W3170806431","https://openalex.org/W2357289797","https://openalex.org/W2540018280","https://openalex.org/W2141799201","https://openalex.org/W4253895162","https://openalex.org/W4251089459","https://openalex.org/W2090169195","https://openalex.org/W2111412181","https://openalex.org/W2115138121","https://openalex.org/W2102384429"],"abstract_inverted_index":{"This":[0],"paper":[1],"compares":[2],"the":[3,45,48,62,88],"delay":[4],"and":[5,21,107,115],"area":[6,53,66,84],"of":[7,11,39,47],"a":[8],"comprehensive":[9],"set":[10],"processor":[12,32,75],"building":[13,56],"block":[14],"circuits":[15],"when":[16],"implemented":[17,91],"on":[18,71,77,101],"custom":[19,49,93],"CMOS":[20,50],"FPGA":[22,52,79],"substrates,":[23],"then":[24],"uses":[25],"these":[26,124],"results":[27],"to":[28,137],"show":[29],"how":[30],"soft":[31,129],"microarchitectures":[33],"should":[34,131],"be":[35],"different":[36,55],"from":[37],"those":[38],"hard":[40],"processors.":[41],"We":[42],"find":[43,127],"that":[44],"ratios":[46,67],"versus":[51],"for":[54],"blocks":[57,96],"varies":[58],"considerably":[59],"more":[60,69,83],"than":[61,87],"speed":[63],"ratios,":[64],"thus,":[65],"have":[68],"impact":[70],"microarchitecture":[72],"choices.":[73],"Complete":[74],"cores":[76],"an":[78],"use":[80,132],"17-27":[81],"\u00d7":[82],"(\u201carea":[85],"ratio\u201d)":[86],"same":[89],"design":[90],"in":[92],"CMOS.":[94],"Building":[95],"with":[97],"dedicated":[98],"hardware":[99],"support":[100],"FPGAs":[102],"such":[103],"as":[104],"SRAMs,":[105],"adders,":[106],"multipliers":[108],"are":[109,119],"particularly":[110,120],"area-efficient":[111],"(2-7\u00d7),":[112],"while":[113],"multiplexers":[114],"content-addressable":[116],"memories":[117],"(CAM)":[118],"area-inefficient":[121],"(>100\u00d7).":[122],"Applying":[123],"results,":[125],"we":[126],"out-of-order":[128],"processors":[130],"physical":[133],"register":[134],"file":[135],"organizations":[136],"minimize":[138],"CAM":[139],"size.":[140]},"counts_by_year":[{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}