{"id":"https://openalex.org/W2019921636","doi":"https://doi.org/10.1109/tvlsi.2013.2283853","title":"Half-Rate Clock-Embedded Source Synchronous Transceivers in 130-nm CMOS","display_name":"Half-Rate Clock-Embedded Source Synchronous Transceivers in 130-nm CMOS","publication_year":2013,"publication_date":"2013-10-23","ids":{"openalex":"https://openalex.org/W2019921636","doi":"https://doi.org/10.1109/tvlsi.2013.2283853","mag":"2019921636"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2013.2283853","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2283853","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004278314","display_name":"Kyongsu Lee","orcid":"https://orcid.org/0000-0002-0534-6452"},"institutions":[{"id":"https://openalex.org/I191879574","display_name":"Inha University","ror":"https://ror.org/01easw929","country_code":"KR","type":"education","lineage":["https://openalex.org/I191879574"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Kyongsu Lee","raw_affiliation_strings":["Department of Electronic Engineering, Inha University, Incheon, South Korea","Dept. of Electronic Engineering, INHA University, Incheon, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Inha University, Incheon, South Korea","institution_ids":["https://openalex.org/I191879574"]},{"raw_affiliation_string":"Dept. of Electronic Engineering, INHA University, Incheon, South Korea","institution_ids":["https://openalex.org/I191879574"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033088278","display_name":"Jae\u2010Yoon Sim","orcid":"https://orcid.org/0000-0003-1814-6211"},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jae-Yoon Sim","raw_affiliation_strings":["Department of Electrical Engineering, Pohang University of Science and Technology, Pohang, South Korea","Department of Electrical Engineering, Pohang University of Science and Technology, Pohang, South Korea#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Pohang University of Science and Technology, Pohang, South Korea","institution_ids":["https://openalex.org/I123900574"]},{"raw_affiliation_string":"Department of Electrical Engineering, Pohang University of Science and Technology, Pohang, South Korea#TAB#","institution_ids":["https://openalex.org/I123900574"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5004278314"],"corresponding_institution_ids":["https://openalex.org/I191879574"],"apc_list":null,"apc_paid":null,"fwci":0.9458,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.77977609,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"22","issue":"10","first_page":"2093","last_page":"2102"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.9020677208900452},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7398238778114319},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5174456238746643},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4728280007839203},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.46212267875671387},{"id":"https://openalex.org/keywords/bit-error-rate","display_name":"Bit error rate","score":0.45227792859077454},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.43380600214004517},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4328327775001526},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4318963289260864},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25858813524246216}],"concepts":[{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.9020677208900452},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7398238778114319},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5174456238746643},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4728280007839203},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.46212267875671387},{"id":"https://openalex.org/C56296756","wikidata":"https://www.wikidata.org/wiki/Q840922","display_name":"Bit error rate","level":3,"score":0.45227792859077454},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.43380600214004517},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4328327775001526},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4318963289260864},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25858813524246216}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2013.2283853","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2283853","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:oasis.postech.ac.kr:2014.oak/13904","is_oa":false,"landing_page_url":"https://oasis.postech.ac.kr/handle/2014.oak/13904","pdf_url":null,"source":{"id":"https://openalex.org/S4306401965","display_name":"Open Access System for Information Sharing (Pohang University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I123900574","host_organization_name":"Pohang University of Science and Technology","host_organization_lineage":["https://openalex.org/I123900574"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7400000095367432,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1566916904","https://openalex.org/W1983914570","https://openalex.org/W2034525900","https://openalex.org/W2050629397","https://openalex.org/W2135472497","https://openalex.org/W2140890778","https://openalex.org/W2157626218","https://openalex.org/W2168583109","https://openalex.org/W2168859425","https://openalex.org/W3022931967"],"related_works":["https://openalex.org/W2159290292","https://openalex.org/W2007555127","https://openalex.org/W2094980854","https://openalex.org/W2541483816","https://openalex.org/W2143690760","https://openalex.org/W2000281616","https://openalex.org/W2170766760","https://openalex.org/W1998919698","https://openalex.org/W2150817640","https://openalex.org/W1603247725"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"the":[3,19,23,33,37,41],"characteristics":[4],"of":[5,25,40,92,116],"a":[6,26,78],"half-rate":[7,34],"clock-embedded":[8],"source-synchronous":[9],"signaling":[10,31],"scheme":[11],"to":[12,17,36,65],"identify":[13],"its":[14,45],"constraints":[15],"and":[16,56,84,124],"optimize":[18],"transceiver":[20],"topology":[21],"in":[22,61],"presence":[24],"band-limited":[27],"channel.":[28],"The":[29,74,113],"proposed":[30],"combines":[32],"clock":[35],"common":[38],"mode":[39],"differential":[42],"data":[43,120],"with":[44,54,106],"mixing":[46],"phase":[47],"off":[48],"by":[49,102],"0.5":[50],"UI.":[51],"Two":[52],"transceivers":[53,76,117],"resistive-load":[55],"inductive-load":[57],"receivers":[58],"are":[59,122],"implemented":[60],"130-nm":[62],"CMOS":[63],"technology":[64],"verify":[66],"their":[67],"feasibility":[68],"for":[69],"use":[70],"as":[71],"serial":[72],"links.":[73],"prototype":[75],"achieve":[77],"wide":[79],"operating":[80],"frequency":[81],"range":[82],"2.25-6":[83],"5.6-8":[85],"Gb/s,":[86],"respectively,":[87],"satisfying":[88],"bit":[89],"error":[90],"rate":[91],"<;10":[93],"<sup":[94,108],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[95,109],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">-12</sup>":[96],"measured":[97],"at":[98,118],"Tx-Rx":[99],"linked":[100],"configuration":[101],"5-in-long":[103],"FR4":[104],"trace":[105],"2":[107],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">31</sup>":[110],"-1":[111],"PRBS.":[112],"power":[114],"efficiencies":[115],"maximum":[119],"rates":[121],"6.4":[123],"4.6":[125],"mW/Gb/s,":[126],"respectively.":[127]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}