{"id":"https://openalex.org/W2066280488","doi":"https://doi.org/10.1109/tvlsi.2013.2282132","title":"Memristor-Based Material Implication (IMPLY) Logic: Design Principles and Methodologies","display_name":"Memristor-Based Material Implication (IMPLY) Logic: Design Principles and Methodologies","publication_year":2013,"publication_date":"2013-10-02","ids":{"openalex":"https://openalex.org/W2066280488","doi":"https://doi.org/10.1109/tvlsi.2013.2282132","mag":"2066280488"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2013.2282132","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2282132","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014138496","display_name":"Shahar Kvatinsky","orcid":"https://orcid.org/0000-0001-7277-7271"},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":true,"raw_author_name":"Shahar Kvatinsky","raw_affiliation_strings":["Department of Electrical Engineering, Technion-Israel Institute of Technology, Haifa, Israel","Department of Electrical Engineering, Technion??Israel Institute of Technology, Haifa, Israel"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Technion-Israel Institute of Technology, Haifa, Israel","institution_ids":["https://openalex.org/I174306211"]},{"raw_affiliation_string":"Department of Electrical Engineering, Technion??Israel Institute of Technology, Haifa, Israel","institution_ids":["https://openalex.org/I174306211"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008293905","display_name":"Guy Satat","orcid":null},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Guy Satat","raw_affiliation_strings":["Department of Electrical Engineering, Technion-Israel Institute of Technology, Haifa, Israel","Department of Electrical Engineering, Technion??Israel Institute of Technology, Haifa, Israel"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Technion-Israel Institute of Technology, Haifa, Israel","institution_ids":["https://openalex.org/I174306211"]},{"raw_affiliation_string":"Department of Electrical Engineering, Technion??Israel Institute of Technology, Haifa, Israel","institution_ids":["https://openalex.org/I174306211"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047636393","display_name":"Nimrod Wald","orcid":null},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Nimrod Wald","raw_affiliation_strings":["Department of Electrical Engineering, Technion-Israel Institute of Technology, Haifa, Israel","Department of Electrical Engineering, Technion??Israel Institute of Technology, Haifa, Israel"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Technion-Israel Institute of Technology, Haifa, Israel","institution_ids":["https://openalex.org/I174306211"]},{"raw_affiliation_string":"Department of Electrical Engineering, Technion??Israel Institute of Technology, Haifa, Israel","institution_ids":["https://openalex.org/I174306211"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053517349","display_name":"Eby G. Friedman","orcid":"https://orcid.org/0000-0002-5549-7160"},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eby G. Friedman","raw_affiliation_strings":["Department of Electrical Engineering and Computer Engineering, University of Rochester, Rochester, NY, USA","[Department of Electrical Engineering and Computer Engineering, University of Rochester, Rochester, NY, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Engineering, University of Rochester, Rochester, NY, USA","institution_ids":["https://openalex.org/I5388228"]},{"raw_affiliation_string":"[Department of Electrical Engineering and Computer Engineering, University of Rochester, Rochester, NY, USA]","institution_ids":["https://openalex.org/I5388228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051888366","display_name":"Avinoam Kolodny","orcid":null},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Avinoam Kolodny","raw_affiliation_strings":["Department of Electrical Engineering, Technion-Israel Institute of Technology, Haifa, Israel","Department of Electrical Engineering, Technion??Israel Institute of Technology, Haifa, Israel"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Technion-Israel Institute of Technology, Haifa, Israel","institution_ids":["https://openalex.org/I174306211"]},{"raw_affiliation_string":"Department of Electrical Engineering, Technion??Israel Institute of Technology, Haifa, Israel","institution_ids":["https://openalex.org/I174306211"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048636328","display_name":"Uri Weiser","orcid":"https://orcid.org/0009-0005-3800-8272"},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Uri C. Weiser","raw_affiliation_strings":["Department of Electrical Engineering, Technion-Israel Institute of Technology, Haifa, Israel","Department of Electrical Engineering, Technion??Israel Institute of Technology, Haifa, Israel"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Technion-Israel Institute of Technology, Haifa, Israel","institution_ids":["https://openalex.org/I174306211"]},{"raw_affiliation_string":"Department of Electrical Engineering, Technion??Israel Institute of Technology, Haifa, Israel","institution_ids":["https://openalex.org/I174306211"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5014138496"],"corresponding_institution_ids":["https://openalex.org/I174306211"],"apc_list":null,"apc_paid":null,"fwci":20.6602,"has_fulltext":false,"cited_by_count":660,"citation_normalized_percentile":{"value":0.99603726,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":"22","issue":"10","first_page":"2054","last_page":"2066"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.8726365566253662},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.7116820216178894},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.6073957681655884},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5781211853027344},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5709865093231201},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5699772238731384},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5583704710006714},{"id":"https://openalex.org/keywords/diode\u2013transistor-logic","display_name":"Diode\u2013transistor logic","score":0.5527000427246094},{"id":"https://openalex.org/keywords/resistor\u2013transistor-logic","display_name":"Resistor\u2013transistor logic","score":0.5478212833404541},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.41566580533981323},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4127504229545593},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3517117202281952},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.32421180605888367},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.27864575386047363},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.26223140954971313},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.23564064502716064},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1655467450618744},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14338025450706482}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.8726365566253662},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.7116820216178894},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.6073957681655884},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5781211853027344},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5709865093231201},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5699772238731384},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5583704710006714},{"id":"https://openalex.org/C118759142","wikidata":"https://www.wikidata.org/wiki/Q173475","display_name":"Diode\u2013transistor logic","level":5,"score":0.5527000427246094},{"id":"https://openalex.org/C180405849","wikidata":"https://www.wikidata.org/wiki/Q173464","display_name":"Resistor\u2013transistor logic","level":5,"score":0.5478212833404541},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.41566580533981323},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4127504229545593},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3517117202281952},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.32421180605888367},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.27864575386047363},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.26223140954971313},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.23564064502716064},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1655467450618744},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14338025450706482},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/tvlsi.2013.2282132","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2282132","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.386.5024","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.386.5024","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://webee.technion.ac.il/people/skva/IMPLY journal v19.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.696.2360","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.696.2360","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.rochester.edu/users/friedman/papers/TVLSI_IMPLY_14.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320326823","display_name":"Intel Collaboration Research Institute for Computational Intelligence","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":41,"referenced_works":["https://openalex.org/W1665669548","https://openalex.org/W1969282681","https://openalex.org/W1986389668","https://openalex.org/W2003942425","https://openalex.org/W2004640050","https://openalex.org/W2007898123","https://openalex.org/W2008901850","https://openalex.org/W2013055927","https://openalex.org/W2018840190","https://openalex.org/W2021853834","https://openalex.org/W2025674646","https://openalex.org/W2030834420","https://openalex.org/W2043782913","https://openalex.org/W2045009304","https://openalex.org/W2055388355","https://openalex.org/W2059441802","https://openalex.org/W2064632620","https://openalex.org/W2064756415","https://openalex.org/W2065190825","https://openalex.org/W2068896528","https://openalex.org/W2069233440","https://openalex.org/W2073273918","https://openalex.org/W2094814021","https://openalex.org/W2103531629","https://openalex.org/W2107969613","https://openalex.org/W2110697514","https://openalex.org/W2112181056","https://openalex.org/W2122148191","https://openalex.org/W2126856948","https://openalex.org/W2137249916","https://openalex.org/W2143483829","https://openalex.org/W2149380925","https://openalex.org/W2157729981","https://openalex.org/W2159461700","https://openalex.org/W2161330443","https://openalex.org/W2162457109","https://openalex.org/W2162651880","https://openalex.org/W2170095368","https://openalex.org/W2603064927","https://openalex.org/W3151055086","https://openalex.org/W6736339276"],"related_works":["https://openalex.org/W2021357106","https://openalex.org/W2017528947","https://openalex.org/W2789662562","https://openalex.org/W1529529399","https://openalex.org/W2082591327","https://openalex.org/W2167525841","https://openalex.org/W2160684472","https://openalex.org/W2121963733","https://openalex.org/W2534190481","https://openalex.org/W2155174752"],"abstract_inverted_index":{"Memristors":[0],"are":[1],"novel":[2],"devices,":[3],"useful":[4],"as":[5,15,40,134],"memory":[6],"at":[7],"all":[8,105],"hierarchies.":[9],"These":[10],"devices":[11],"can":[12,70],"also":[13],"behave":[14],"logic":[16,23,27,34,45,68,89,108,120],"circuits.":[17],"In":[18,31,81],"this":[19,32,82,88,129],"paper,":[20,83],"the":[21,53,62,65,118],"IMPLY":[22,119,123],"gate,":[24],"a":[25,74,84,99,135],"memristor-based":[26,75],"circuit,":[28],"is":[29,38,59,91,96,132],"described.":[30],"memristive":[33,107],"family,":[35],"each":[36],"memristor":[37],"used":[39,78],"an":[41],"input,":[42],"output,":[43],"computational":[44],"element,":[46],"and":[47,110],"latch":[48],"in":[49],"different":[50],"stages":[51],"of":[52,64],"computing":[54],"process.":[55],"The":[56,93],"logical":[57],"state":[58],"determined":[60],"by":[61],"resistance":[63],"memristor.":[66],"This":[67],"family":[69,90],"be":[71],"integrated":[72],"within":[73],"crossbar,":[76],"commonly":[77],"for":[79,86,104],"memory.":[80],"methodology":[85,95,131],"designing":[87],"proposed.":[92],"design":[94,101,114,130],"based":[97,127],"on":[98,128],"general":[100],"flow,":[102],"suitable":[103],"deterministic":[106],"families,":[109],"includes":[111],"some":[112],"additional":[113],"constraints":[115],"to":[116],"support":[117],"family.":[121],"An":[122],"8-bit":[124],"full":[125],"adder":[126],"presented":[133],"case":[136],"study.":[137]},"counts_by_year":[{"year":2026,"cited_by_count":7},{"year":2025,"cited_by_count":64},{"year":2024,"cited_by_count":52},{"year":2023,"cited_by_count":69},{"year":2022,"cited_by_count":73},{"year":2021,"cited_by_count":63},{"year":2020,"cited_by_count":63},{"year":2019,"cited_by_count":60},{"year":2018,"cited_by_count":58},{"year":2017,"cited_by_count":63},{"year":2016,"cited_by_count":42},{"year":2015,"cited_by_count":27},{"year":2014,"cited_by_count":17},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}