{"id":"https://openalex.org/W2005361138","doi":"https://doi.org/10.1109/tvlsi.2013.2280886","title":"Active Mode Subclock Power Gating","display_name":"Active Mode Subclock Power Gating","publication_year":2013,"publication_date":"2013-09-20","ids":{"openalex":"https://openalex.org/W2005361138","doi":"https://doi.org/10.1109/tvlsi.2013.2280886","mag":"2005361138"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2013.2280886","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2280886","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037991791","display_name":"Jatin N. Mistry","orcid":null},"institutions":[{"id":"https://openalex.org/I2801109035","display_name":"ARM (United Kingdom)","ror":"https://ror.org/04mmhzs81","country_code":"GB","type":"company","lineage":["https://openalex.org/I2801109035"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Jatin N. Mistry","raw_affiliation_strings":["ARM Ltd., Cambridge, U.K"],"affiliations":[{"raw_affiliation_string":"ARM Ltd., Cambridge, U.K","institution_ids":["https://openalex.org/I2801109035"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083536121","display_name":"James Myers","orcid":"https://orcid.org/0000-0002-3866-1969"},"institutions":[{"id":"https://openalex.org/I2801109035","display_name":"ARM (United Kingdom)","ror":"https://ror.org/04mmhzs81","country_code":"GB","type":"company","lineage":["https://openalex.org/I2801109035"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"James Myers","raw_affiliation_strings":["ARM Ltd., Cambridge, U.K"],"affiliations":[{"raw_affiliation_string":"ARM Ltd., Cambridge, U.K","institution_ids":["https://openalex.org/I2801109035"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012783672","display_name":"Bashir M. Al\u2010Hashimi","orcid":"https://orcid.org/0000-0002-3591-1328"},"institutions":[{"id":"https://openalex.org/I43439940","display_name":"University of Southampton","ror":"https://ror.org/01ryk1543","country_code":"GB","type":"education","lineage":["https://openalex.org/I43439940"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Bashir M. Al-Hashimi","raw_affiliation_strings":["School of Electronics and Computer Science, University of Southampton, Southampton, U.K","[School of Electronics and Computer Science, University of Southampton, Southampton, U.K.]"],"affiliations":[{"raw_affiliation_string":"School of Electronics and Computer Science, University of Southampton, Southampton, U.K","institution_ids":["https://openalex.org/I43439940"]},{"raw_affiliation_string":"[School of Electronics and Computer Science, University of Southampton, Southampton, U.K.]","institution_ids":["https://openalex.org/I43439940"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032160199","display_name":"David Flynn","orcid":"https://orcid.org/0000-0002-1024-3618"},"institutions":[{"id":"https://openalex.org/I2801109035","display_name":"ARM (United Kingdom)","ror":"https://ror.org/04mmhzs81","country_code":"GB","type":"company","lineage":["https://openalex.org/I2801109035"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"David Flynn","raw_affiliation_strings":["ARM Ltd., Cambridge, U.K"],"affiliations":[{"raw_affiliation_string":"ARM Ltd., Cambridge, U.K","institution_ids":["https://openalex.org/I2801109035"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059496358","display_name":"John Biggs","orcid":"https://orcid.org/0000-0003-4188-9064"},"institutions":[{"id":"https://openalex.org/I2801109035","display_name":"ARM (United Kingdom)","ror":"https://ror.org/04mmhzs81","country_code":"GB","type":"company","lineage":["https://openalex.org/I2801109035"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"John Biggs","raw_affiliation_strings":["ARM Ltd., Cambridge, U.K"],"affiliations":[{"raw_affiliation_string":"ARM Ltd., Cambridge, U.K","institution_ids":["https://openalex.org/I2801109035"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001556143","display_name":"Geoff V. Merrett","orcid":"https://orcid.org/0000-0003-4980-3894"},"institutions":[{"id":"https://openalex.org/I43439940","display_name":"University of Southampton","ror":"https://ror.org/01ryk1543","country_code":"GB","type":"education","lineage":["https://openalex.org/I43439940"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Geoff V. Merrett","raw_affiliation_strings":["School of Electronics and Computer Science, University of Southampton, Southampton, U.K","[School of Electronics and Computer Science, University of Southampton, Southampton, U.K.]"],"affiliations":[{"raw_affiliation_string":"School of Electronics and Computer Science, University of Southampton, Southampton, U.K","institution_ids":["https://openalex.org/I43439940"]},{"raw_affiliation_string":"[School of Electronics and Computer Science, University of Southampton, Southampton, U.K.]","institution_ids":["https://openalex.org/I43439940"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5037991791"],"corresponding_institution_ids":["https://openalex.org/I2801109035"],"apc_list":null,"apc_paid":null,"fwci":1.2393814,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.83336177,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"22","issue":"9","first_page":"1898","last_page":"1908"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.9537873864173889},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.8086860179901123},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.6772584915161133},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.5994649529457092},{"id":"https://openalex.org/keywords/standby-power","display_name":"Standby power","score":0.5628918409347534},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.53360515832901},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5003330707550049},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.49109435081481934},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4858557879924774},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.48169025778770447},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.46513718366622925},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.4601673483848572},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.4525808095932007},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.4487327039241791},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4138960540294647},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3847189247608185},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.33501720428466797},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.08506986498832703}],"concepts":[{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.9537873864173889},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.8086860179901123},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.6772584915161133},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.5994649529457092},{"id":"https://openalex.org/C7140552","wikidata":"https://www.wikidata.org/wiki/Q1366402","display_name":"Standby power","level":3,"score":0.5628918409347534},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.53360515832901},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5003330707550049},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.49109435081481934},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4858557879924774},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.48169025778770447},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.46513718366622925},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4601673483848572},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.4525808095932007},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.4487327039241791},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4138960540294647},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3847189247608185},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.33501720428466797},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.08506986498832703},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C42407357","wikidata":"https://www.wikidata.org/wiki/Q521","display_name":"Physiology","level":1,"score":0.0},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2013.2280886","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2280886","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:eprints.soton.ac.uk:346259","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4306401019","display_name":"ePrints Soton (University of Southampton)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I43439940","host_organization_name":"University of Southampton","host_organization_lineage":["https://openalex.org/I43439940"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9100000262260437,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W574669072","https://openalex.org/W1518236483","https://openalex.org/W1577607842","https://openalex.org/W1650965130","https://openalex.org/W2001112302","https://openalex.org/W2043430984","https://openalex.org/W2046826624","https://openalex.org/W2062395401","https://openalex.org/W2086775835","https://openalex.org/W2099278122","https://openalex.org/W2101293217","https://openalex.org/W2110014487","https://openalex.org/W2122846829","https://openalex.org/W2126700722","https://openalex.org/W2128968556","https://openalex.org/W2139562928","https://openalex.org/W2145071646","https://openalex.org/W2145376025","https://openalex.org/W2150450196","https://openalex.org/W2164242767","https://openalex.org/W2164794461","https://openalex.org/W2169578282","https://openalex.org/W4238927715","https://openalex.org/W6636791649","https://openalex.org/W6676165915"],"related_works":["https://openalex.org/W3013845316","https://openalex.org/W3127845477","https://openalex.org/W2938543345","https://openalex.org/W1583123542","https://openalex.org/W2065771407","https://openalex.org/W2102121056","https://openalex.org/W3135068662","https://openalex.org/W2114655921","https://openalex.org/W4247326638","https://openalex.org/W2130965751"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,70,120],"technique,":[4],"called":[5],"subclock":[6,101,185],"power":[7,12,26,32,63,86,96,102,165,186],"gating,":[8],"for":[9,89,171],"reducing":[10,44],"leakage":[11],"during":[13,167],"the":[14,34,38,45,59,80,85,95,129,133,136,140,145,148,151,160,168,181],"active":[15,169],"mode":[16,170],"in":[17,61,119,139,154],"low":[18],"performance,":[19],"energy-constrained":[20],"applications.":[21,156],"The":[22,100],"proposed":[23,137,152],"technique":[24,104,138,153],"achieves":[25],"reduction":[27],"through":[28],"two":[29],"mechanisms:":[30],"1)":[31],"gating":[33,103],"combinational":[35],"logic":[36,88],"within":[37],"clock":[39],"period":[40],"(subclock)":[41],"and":[42,74,82,97,144],"2)":[43],"virtual":[46,91],"supply":[47],"to":[48],"less":[49],"than":[50,53],"Vth":[51],"rather":[52],"shutting":[54],"down":[55],"completely":[56],"as":[57],"is":[58],"case":[60],"conventional":[62],"gating.":[64,187],"To":[65],"achieve":[66],"this":[67],"reduced":[68],"voltage,":[69],"pair":[71],"of":[72,84,94,125,135,150],"nMOS":[73],"pMOS":[75],"transistors":[76],"are":[77,127],"used":[78],"at":[79],"head":[81],"foot":[83],"gated":[87],"symmetric":[90],"rail":[92],"clamping":[93],"ground":[98],"supplies.":[99],"has":[105],"been":[106],"validated":[107],"by":[108],"incorporating":[109],"it":[110],"with":[111,180],"an":[112,172],"ARM":[113],"Cortex-M0":[114],"microprocessor,":[115],"which":[116],"was":[117],"fabricated":[118,141,161],"65-nm":[121],"process.":[122],"Two":[123],"sets":[124],"experiments":[126],"done:":[128],"first":[130],"experimentally":[131],"validates":[132],"functionality":[134],"test":[142],"chip":[143,162],"second":[146],"investigates":[147],"utility":[149],"example":[155,173],"Measured":[157],"results":[158],"from":[159],"show":[163],"27%":[164],"saving":[166],"wireless":[174],"sensor":[175],"node":[176],"application":[177],"when":[178],"compared":[179],"same":[182],"microprocessor":[183],"without":[184]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":1}],"updated_date":"2026-02-09T09:26:11.010843","created_date":"2025-10-10T00:00:00"}