{"id":"https://openalex.org/W1997678842","doi":"https://doi.org/10.1109/tvlsi.2013.2280816","title":"Analytical Solutions for Distributed Interconnect Models\u2014Part I: Step Input Response of Finite and Semi-Infinite Lines","display_name":"Analytical Solutions for Distributed Interconnect Models\u2014Part I: Step Input Response of Finite and Semi-Infinite Lines","publication_year":2013,"publication_date":"2013-10-10","ids":{"openalex":"https://openalex.org/W1997678842","doi":"https://doi.org/10.1109/tvlsi.2013.2280816","mag":"1997678842"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2013.2280816","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2280816","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040944366","display_name":"Amir Behrouzian","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Amir Reza Baghban Behrouzian","raw_affiliation_strings":["Advanced VLSI Laboratory, School of Electrical and Computer Engineering (ECE), College of Engineering, University of Tehran, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced VLSI Laboratory, School of Electrical and Computer Engineering (ECE), College of Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065412017","display_name":"Nasser Masoumi","orcid":"https://orcid.org/0000-0002-9985-2603"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Nasser Masoumi","raw_affiliation_strings":["Department of Electronics, School of Electrical and Computer Engineering (ECE), College of Engineering, University of Tehran, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics, School of Electrical and Computer Engineering (ECE), College of Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I23946033"],"apc_list":null,"apc_paid":null,"fwci":0.4109,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.68658952,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":"22","issue":"12","first_page":"2596","last_page":"2606"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/inductance","display_name":"Inductance","score":0.6864413022994995},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.6649273633956909},{"id":"https://openalex.org/keywords/rlc-circuit","display_name":"RLC circuit","score":0.6467154026031494},{"id":"https://openalex.org/keywords/fourier-series","display_name":"Fourier series","score":0.562553882598877},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4834628701210022},{"id":"https://openalex.org/keywords/equivalent-series-inductance","display_name":"Equivalent series inductance","score":0.47023481130599976},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4437597990036011},{"id":"https://openalex.org/keywords/equivalent-series-resistance","display_name":"Equivalent series resistance","score":0.43724074959754944},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43018242716789246},{"id":"https://openalex.org/keywords/rc-circuit","display_name":"RC circuit","score":0.42905810475349426},{"id":"https://openalex.org/keywords/fourier-transform","display_name":"Fourier transform","score":0.42720791697502136},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.39551854133605957},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.39287376403808594},{"id":"https://openalex.org/keywords/mathematical-analysis","display_name":"Mathematical analysis","score":0.3480151891708374},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.2957296371459961},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.293509304523468},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2145141363143921},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19716426730155945},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.18738117814064026},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10020211338996887}],"concepts":[{"id":"https://openalex.org/C29210110","wikidata":"https://www.wikidata.org/wiki/Q177897","display_name":"Inductance","level":3,"score":0.6864413022994995},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.6649273633956909},{"id":"https://openalex.org/C89880566","wikidata":"https://www.wikidata.org/wiki/Q323477","display_name":"RLC circuit","level":4,"score":0.6467154026031494},{"id":"https://openalex.org/C207864730","wikidata":"https://www.wikidata.org/wiki/Q179467","display_name":"Fourier series","level":2,"score":0.562553882598877},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4834628701210022},{"id":"https://openalex.org/C141490761","wikidata":"https://www.wikidata.org/wiki/Q5384728","display_name":"Equivalent series inductance","level":4,"score":0.47023481130599976},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4437597990036011},{"id":"https://openalex.org/C14485415","wikidata":"https://www.wikidata.org/wiki/Q5384730","display_name":"Equivalent series resistance","level":3,"score":0.43724074959754944},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43018242716789246},{"id":"https://openalex.org/C39394816","wikidata":"https://www.wikidata.org/wiki/Q939318","display_name":"RC circuit","level":4,"score":0.42905810475349426},{"id":"https://openalex.org/C102519508","wikidata":"https://www.wikidata.org/wiki/Q6520159","display_name":"Fourier transform","level":2,"score":0.42720791697502136},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.39551854133605957},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.39287376403808594},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.3480151891708374},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.2957296371459961},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.293509304523468},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2145141363143921},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19716426730155945},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.18738117814064026},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10020211338996887},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/tvlsi.2013.2280816","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2280816","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:pure.tue.nl:openaire_cris_publications/eeae382f-ee16-47ad-948b-33cd2f7827f7","is_oa":false,"landing_page_url":"https://research.tue.nl/en/publications/eeae382f-ee16-47ad-948b-33cd2f7827f7","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Baghbanbehrouzian, A & Masoumi, N 2013, 'Analytical solutions for distributed interconnect models\u2014Part I: Step input response of finite and semi-infinite lines', IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 22, no. 12, pp. 2596-2606. https://doi.org/10.1109/TVLSI.2013.2280816","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:tue:oai:pure.tue.nl:publications/eeae382f-ee16-47ad-948b-33cd2f7827f7","is_oa":false,"landing_page_url":"https://research.tue.nl/nl/publications/eeae382f-ee16-47ad-948b-33cd2f7827f7","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 22(12), 2596 - 2606. Institute of Electrical and Electronics Engineers","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.4399999976158142}],"awards":[],"funders":[{"id":"https://openalex.org/F4320327220","display_name":"Sahand University of Technology","ror":"https://ror.org/03wdrmh81"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1971273056","https://openalex.org/W1984588379","https://openalex.org/W2063055928","https://openalex.org/W2075664962","https://openalex.org/W2106863439","https://openalex.org/W2106933609","https://openalex.org/W2108368155","https://openalex.org/W2112354112","https://openalex.org/W2114992783","https://openalex.org/W2117570875","https://openalex.org/W2128919817","https://openalex.org/W2133365606","https://openalex.org/W2139032741","https://openalex.org/W2160882391","https://openalex.org/W2163626738","https://openalex.org/W2165208933","https://openalex.org/W2796296508","https://openalex.org/W3191210297","https://openalex.org/W4243164749","https://openalex.org/W4247985547"],"related_works":["https://openalex.org/W1974621733","https://openalex.org/W1907380980","https://openalex.org/W2506114406","https://openalex.org/W2762726571","https://openalex.org/W2005873887","https://openalex.org/W2105669620","https://openalex.org/W2105517597","https://openalex.org/W2391172728","https://openalex.org/W2053831152","https://openalex.org/W4315434093"],"abstract_inverted_index":{"With":[0],"Fourier":[1,4,123],"series":[2],"and":[3,8,14,36,71,165],"integrals,":[5],"a":[6,54,114],"new":[7],"systematic":[9],"approach,":[10],"called":[11],"the":[12,62,104,108,130,134,145],"Amir":[13],"Nasser":[15],"(AMN)":[16],"method,":[17],"is":[18,66,101,126,159],"proposed":[19],"to":[20,137,161],"derive":[21],"exact":[22,170],"analytical":[23],"expressions":[24,105,172],"for":[25,46,68,103,111,122,152,168],"step":[26],"input":[27],"response":[28],"of":[29,40,49,93,98,116,119],"distributed":[30,163],"resistance":[31],"capacitance":[32],"(RC),":[33],"inductance-capacitance":[34],"(LC),":[35],"resistance-inductance-capacitance":[37],"(RLC)":[38],"models":[39],"interconnects.":[41],"These":[42],"solutions":[43,87],"are":[44,88,173],"obtained":[45],"time-domain":[47],"responses":[48],"any":[50,77],"arbitrary":[51],"point":[52],"on":[53],"finite":[55],"interconnect":[56],"line,":[57],"considering":[58],"initial":[59,131],"voltage":[60,132,148],"through":[61,133],"line.":[63],"This":[64],"method":[65,158],"appropriate":[67],"both":[69],"on-chip":[70],"printed":[72],"circuit":[73],"board":[74],"wires":[75],"without":[76],"limitations":[78],"in":[79,149],"their":[80],"length":[81],"or":[82],"characteristic":[83],"parameters.":[84],"The":[85,156],"developed":[86],"expressed":[89],"as":[90,140,142],"infinite":[91],"summation":[92],"sinusoidal":[94,120],"terms.":[95],"An":[96],"accuracy":[97],"over":[99],"99.5%":[100],"observed":[102],"compared":[106],"with":[107],"HSPICE":[109],"simulations":[110],"at":[112,144],"most":[113],"number":[115],"several":[117],"tens":[118],"terms":[121],"series.":[124],"It":[125],"shown":[127],"that":[128],"ignoring":[129],"line":[135],"leads":[136],"considerable":[138],"error":[139],"high":[141],"33%":[143],"far":[146],"end":[147],"global":[150],"interconnects":[151,167],"65-nm":[153],"technology":[154],"node.":[155],"AMN":[157],"extended":[160],"semi-infinite":[162],"RC":[164],"RLC":[166],"which":[169],"closed-form":[171],"achieved.":[174]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-23T08:03:31.855105","created_date":"2016-06-24T00:00:00"}