{"id":"https://openalex.org/W1976157380","doi":"https://doi.org/10.1109/tvlsi.2013.2280732","title":"Optimal and Efficient Algorithms for Multidomain Clock Skew Scheduling","display_name":"Optimal and Efficient Algorithms for Multidomain Clock Skew Scheduling","publication_year":2013,"publication_date":"2013-09-25","ids":{"openalex":"https://openalex.org/W1976157380","doi":"https://doi.org/10.1109/tvlsi.2013.2280732","mag":"1976157380"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2013.2280732","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2280732","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100361096","display_name":"Li Li","orcid":"https://orcid.org/0000-0002-1047-6067"},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Li Li","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Northwestern University, Evanston, IL, USA","Department of Electrical Engineering and Computer Science, Northwestern University , Evanston, IL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Northwestern University, Evanston, IL, USA","institution_ids":["https://openalex.org/I111979921"]},{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Northwestern University , Evanston, IL, USA","institution_ids":["https://openalex.org/I111979921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081521266","display_name":"Yinghai Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]},{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]}],"countries":["CH","US"],"is_corresponding":false,"raw_author_name":"Yinghai Lu","raw_affiliation_strings":["Synopsys Inc., Mountain View, CA, USA","Synopsys, Inc. Mountain View, CA USA"],"affiliations":[{"raw_affiliation_string":"Synopsys Inc., Mountain View, CA, USA","institution_ids":["https://openalex.org/I4210088951"]},{"raw_affiliation_string":"Synopsys, Inc. Mountain View, CA USA","institution_ids":["https://openalex.org/I1335490905"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052779900","display_name":"Hai Zhou","orcid":"https://orcid.org/0000-0002-0869-3038"},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hai Zhou","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Northwestern University, Evanston, IL, USA","Department of Electrical Engineering and Computer Science, Northwestern University , Evanston, IL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Northwestern University, Evanston, IL, USA","institution_ids":["https://openalex.org/I111979921"]},{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Northwestern University , Evanston, IL, USA","institution_ids":["https://openalex.org/I111979921"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100361096"],"corresponding_institution_ids":["https://openalex.org/I111979921"],"apc_list":null,"apc_paid":null,"fwci":0.6304,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.67699313,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"22","issue":"9","first_page":"1888","last_page":"1897"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7449842095375061},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.7385740280151367},{"id":"https://openalex.org/keywords/heuristics","display_name":"Heuristics","score":0.5956597924232483},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5672402381896973},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.5544066429138184},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.5448912382125854},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5155222415924072},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.461064875125885},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.25603318214416504},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1655895709991455},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.16181424260139465}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7449842095375061},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.7385740280151367},{"id":"https://openalex.org/C127705205","wikidata":"https://www.wikidata.org/wiki/Q5748245","display_name":"Heuristics","level":2,"score":0.5956597924232483},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5672402381896973},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.5544066429138184},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.5448912382125854},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5155222415924072},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.461064875125885},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.25603318214416504},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1655895709991455},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.16181424260139465},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2013.2280732","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2280732","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321851","display_name":"Fudan University","ror":"https://ror.org/013q1eq08"},{"id":"https://openalex.org/F4320322676","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1511469799","https://openalex.org/W1975596503","https://openalex.org/W1981792495","https://openalex.org/W1983093080","https://openalex.org/W1988123824","https://openalex.org/W2011778848","https://openalex.org/W2076907308","https://openalex.org/W2096283348","https://openalex.org/W2127492079","https://openalex.org/W2149116320","https://openalex.org/W2163318442","https://openalex.org/W3105140593","https://openalex.org/W3141997571","https://openalex.org/W3149293211","https://openalex.org/W4231706861","https://openalex.org/W4238752581","https://openalex.org/W6646006244"],"related_works":["https://openalex.org/W2076413498","https://openalex.org/W2116259070","https://openalex.org/W2123512677","https://openalex.org/W4327499872","https://openalex.org/W4232019485","https://openalex.org/W2128528443","https://openalex.org/W2028052815","https://openalex.org/W2066822161","https://openalex.org/W1866979339","https://openalex.org/W2164834710"],"abstract_inverted_index":{"Clock":[0],"skew":[1,36,78],"scheduling":[2,37,56],"is":[3,39],"an":[4,82],"effective":[5],"technique":[6],"to":[7,22,42,64,122],"improve":[8],"the":[9,51,68,73,98,109,118],"performance":[10],"of":[11,27,53,75,113],"sequential":[12,106],"circuits.":[13],"However,":[14],"with":[15,85,117],"process":[16],"variations,":[17],"it":[18],"becomes":[19],"more":[20],"difficult":[21],"implement":[23],"a":[24,31,60,92],"large":[25],"number":[26,74],"clock":[28,35,55],"delays":[29],"in":[30],"precise":[32],"manner.":[33],"Multidomain":[34],"(MDCSS)":[38],"one":[40],"way":[41],"overcome":[43],"this":[44,47],"limitation.":[45],"In":[46],"paper,":[48],"we":[49,71],"prove":[50],"NP-completeness":[52],"multidomain":[54],"problem":[57],"and":[58,80,111],"design":[59],"practical":[61],"optimal":[62,83,99],"algorithm":[63,84],"solve":[65],"it.":[66],"Given":[67],"domain":[69],"number,":[70],"bound":[72],"all":[76],"possible":[77],"assignments":[79],"develop":[81],"efficient":[86,94],"pruning":[87],"techniques":[88],"as":[89,91],"well":[90],"very":[93],"heuristics":[95],"based":[96],"on":[97,104],"framework.":[100],"The":[101],"experimental":[102],"results":[103],"ISCAS89":[105],"benchmarks":[107],"show":[108],"optimality":[110],"efficiency":[112],"our":[114],"method":[115],"compared":[116],"most":[119],"recent":[120],"approaches":[121],"MDCSS.":[123]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}