{"id":"https://openalex.org/W2061402905","doi":"https://doi.org/10.1109/tvlsi.2013.2280718","title":"High-Level Modeling of Analog Computational Elements for Signal Processing Applications","display_name":"High-Level Modeling of Analog Computational Elements for Signal Processing Applications","publication_year":2013,"publication_date":"2013-09-26","ids":{"openalex":"https://openalex.org/W2061402905","doi":"https://doi.org/10.1109/tvlsi.2013.2280718","mag":"2061402905"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2013.2280718","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2280718","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091068770","display_name":"Craig Schlottmann","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]},{"id":"https://openalex.org/I4388482740","display_name":"Georgia Tech Research Institute","ror":"https://ror.org/04qfrh333","country_code":null,"type":"facility","lineage":["https://openalex.org/I130701444","https://openalex.org/I4388482740"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Craig R. Schlottmann","raw_affiliation_strings":["Georgia Tech Research Institute, Atlanta, GA, USA","Georgia Tech Research Institute, Atlanta, GA, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Georgia Tech Research Institute, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444","https://openalex.org/I4388482740"]},{"raw_affiliation_string":"Georgia Tech Research Institute, Atlanta, GA, USA#TAB#","institution_ids":["https://openalex.org/I130701444","https://openalex.org/I4388482740"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073433071","display_name":"Jennifer Hasler","orcid":"https://orcid.org/0000-0002-6866-3156"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jennifer Hasler","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","[School of Electrical & Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"[School of Electrical & Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA]","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.4057,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.81009952,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"22","issue":"9","first_page":"1945","last_page":"1953"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/analog-image-processing","display_name":"Analog image processing","score":0.8603479862213135},{"id":"https://openalex.org/keywords/field-programmable-analog-array","display_name":"Field-programmable analog array","score":0.8338817954063416},{"id":"https://openalex.org/keywords/analog-signal-processing","display_name":"Analog signal processing","score":0.6847047805786133},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6615618467330933},{"id":"https://openalex.org/keywords/analog-computer","display_name":"Analog computer","score":0.6402730941772461},{"id":"https://openalex.org/keywords/analog-multiplier","display_name":"Analog multiplier","score":0.6400333642959595},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.6399736404418945},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.6007992029190063},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5622684955596924},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.515294075012207},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.5041121244430542},{"id":"https://openalex.org/keywords/digital-to-analog-converter","display_name":"Digital-to-analog converter","score":0.4927206337451935},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.4843345880508423},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.47354334592819214},{"id":"https://openalex.org/keywords/analog-device","display_name":"Analog device","score":0.4513033628463745},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39929160475730896},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36282193660736084},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23726600408554077},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23314526677131653},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.20651060342788696},{"id":"https://openalex.org/keywords/digital-image-processing","display_name":"Digital image processing","score":0.14711713790893555},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.13056477904319763},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.12135589122772217},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.10107442736625671}],"concepts":[{"id":"https://openalex.org/C28525508","wikidata":"https://www.wikidata.org/wiki/Q4751054","display_name":"Analog image processing","level":5,"score":0.8603479862213135},{"id":"https://openalex.org/C149128552","wikidata":"https://www.wikidata.org/wiki/Q380201","display_name":"Field-programmable analog array","level":5,"score":0.8338817954063416},{"id":"https://openalex.org/C379707","wikidata":"https://www.wikidata.org/wiki/Q2328303","display_name":"Analog signal processing","level":4,"score":0.6847047805786133},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6615618467330933},{"id":"https://openalex.org/C90915687","wikidata":"https://www.wikidata.org/wiki/Q63759","display_name":"Analog computer","level":2,"score":0.6402730941772461},{"id":"https://openalex.org/C98142538","wikidata":"https://www.wikidata.org/wiki/Q485005","display_name":"Analog multiplier","level":4,"score":0.6400333642959595},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.6399736404418945},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.6007992029190063},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5622684955596924},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.515294075012207},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.5041121244430542},{"id":"https://openalex.org/C2779879419","wikidata":"https://www.wikidata.org/wiki/Q210863","display_name":"Digital-to-analog converter","level":3,"score":0.4927206337451935},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.4843345880508423},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47354334592819214},{"id":"https://openalex.org/C90711627","wikidata":"https://www.wikidata.org/wiki/Q3742408","display_name":"Analog device","level":4,"score":0.4513033628463745},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39929160475730896},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36282193660736084},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23726600408554077},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23314526677131653},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.20651060342788696},{"id":"https://openalex.org/C104317675","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Digital image processing","level":4,"score":0.14711713790893555},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.13056477904319763},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.12135589122772217},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.10107442736625671},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2013.2280718","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2280718","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1578671836","https://openalex.org/W1666015432","https://openalex.org/W1969302331","https://openalex.org/W1977976273","https://openalex.org/W1980989025","https://openalex.org/W1985745236","https://openalex.org/W1998240657","https://openalex.org/W2029967745","https://openalex.org/W2035371449","https://openalex.org/W2053914166","https://openalex.org/W2061180981","https://openalex.org/W2079826846","https://openalex.org/W2111863096","https://openalex.org/W2118249063","https://openalex.org/W2120195692","https://openalex.org/W2125010820","https://openalex.org/W2128924226","https://openalex.org/W2134897614","https://openalex.org/W2136192029","https://openalex.org/W2138837838","https://openalex.org/W2139016795","https://openalex.org/W2149992244","https://openalex.org/W2996318782","https://openalex.org/W6680419907"],"related_works":["https://openalex.org/W2061402905","https://openalex.org/W1489445348","https://openalex.org/W1624706916","https://openalex.org/W4233024123","https://openalex.org/W2323148014","https://openalex.org/W1511245507","https://openalex.org/W1792053179","https://openalex.org/W1987033534","https://openalex.org/W3047246479","https://openalex.org/W2102542432"],"abstract_inverted_index":{"Large-scale":[0],"field-programmable":[1],"analog":[2,7,28,46,57,63,99],"array":[3],"ICs":[4],"have":[5,69],"made":[6],"and":[8,49],"analog-digital":[9],"signal":[10,29],"processing":[11,30],"techniques":[12,32],"accessible":[13],"to":[14,73,85,97],"a":[15,24,53,70],"much":[16],"wider":[17],"community.":[18],"Given":[19],"this":[20,39,94],"opportunity,":[21],"we":[22,65],"present":[23],"framework":[25],"for":[26,33],"considering":[27],"(ASP)":[31],"low-power":[34],"systems.":[35],"The":[36,91],"core":[37],"of":[38,44,52,55,88,93],"paper":[40,95],"is":[41,96],"the":[42,50,62,106,113],"definition":[43],"an":[45],"abstraction":[47],"methodology":[48],"creation":[51],"library":[54],"high-level":[56],"computation":[58,100],"blocks.":[59],"By":[60],"abstracting":[61],"design,":[64,80],"ensure":[66],"that":[67],"users":[68],"similar":[71],"experience":[72],"what":[74],"they":[75],"would":[76],"expect":[77],"with":[78,105],"digital":[79,109],"thus":[81],"empowering":[82],"system-level":[83,102],"engineers":[84],"take":[86],"advantage":[87],"ASP":[89],"concepts.":[90],"result":[92],"pull":[98],"toward":[101],"development,":[103],"comparable":[104],"trend":[107],"in":[108],"system":[110],"design":[111],"over":[112],"last":[114],"30":[115],"years.":[116]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}