{"id":"https://openalex.org/W2094144369","doi":"https://doi.org/10.1109/tvlsi.2013.2278706","title":"REC-STA: Reconfigurable and Efficient Chip Design With SMO-Based Training Accelerator","display_name":"REC-STA: Reconfigurable and Efficient Chip Design With SMO-Based Training Accelerator","publication_year":2013,"publication_date":"2013-09-11","ids":{"openalex":"https://openalex.org/W2094144369","doi":"https://doi.org/10.1109/tvlsi.2013.2278706","mag":"2094144369"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2013.2278706","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2278706","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018575006","display_name":"Chih\u2010Hsiang Peng","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chih-Hsiang Peng","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","Department of Electrical Engineering, National Cheng Kung University, Tainan (Taiwan)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan (Taiwan)","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100679032","display_name":"Bo\u2010Wei Chen","orcid":"https://orcid.org/0000-0001-6526-9017"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Bo-Wei Chen","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","Department of Electrical Engineering, National Cheng Kung University, Tainan (Taiwan)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan (Taiwan)","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017800511","display_name":"Ta-Wen Kuan","orcid":"https://orcid.org/0000-0002-0789-3716"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ta-Wen Kuan","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","Department of Electrical Engineering, National Cheng Kung University, Tainan (Taiwan)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan (Taiwan)","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111831974","display_name":"Po\u2010Chuan Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I1049131","display_name":"Tung Fang Design Institute","ror":"https://ror.org/05v5xnv04","country_code":"TW","type":"education","lineage":["https://openalex.org/I1049131"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Po-Chuan Lin","raw_affiliation_strings":["Multimedia and Embedded System Design Laboratory, Department of Electronics Engineering and Computer Science, Tung-Fang Design Institute, Kaohsiung, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Multimedia and Embedded System Design Laboratory, Department of Electronics Engineering and Computer Science, Tung-Fang Design Institute, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I1049131"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088136847","display_name":"Jhing-Fa Wang","orcid":"https://orcid.org/0009-0000-2816-2480"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jhing-Fa Wang","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","Department of Electrical Engineering, National Cheng Kung University, Tainan (Taiwan)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan (Taiwan)","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015777868","display_name":"Nai-Sheng Shih","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Nai-Sheng Shih","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","Department of Electrical Engineering, National Cheng Kung University, Tainan (Taiwan)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan (Taiwan)","institution_ids":["https://openalex.org/I91807558"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.2687,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.81217706,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"22","issue":"8","first_page":"1791","last_page":"1802"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9929999709129333,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7277884483337402},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6640858054161072},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6345800161361694},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6318520903587341},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.5579224228858948},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5514614582061768},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.5110436677932739},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4800354242324829},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.43883615732192993},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4281260073184967},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.4159741699695587},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3256673514842987}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7277884483337402},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6640858054161072},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6345800161361694},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6318520903587341},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.5579224228858948},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5514614582061768},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.5110436677932739},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4800354242324829},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.43883615732192993},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4281260073184967},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.4159741699695587},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3256673514842987},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2013.2278706","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2278706","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8199999928474426}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":40,"referenced_works":["https://openalex.org/W1512098439","https://openalex.org/W1574862351","https://openalex.org/W1761010383","https://openalex.org/W1970885193","https://openalex.org/W2002123483","https://openalex.org/W2021967310","https://openalex.org/W2050336256","https://openalex.org/W2054178868","https://openalex.org/W2055074140","https://openalex.org/W2059866937","https://openalex.org/W2068384573","https://openalex.org/W2090324313","https://openalex.org/W2096776357","https://openalex.org/W2097059736","https://openalex.org/W2098133383","https://openalex.org/W2101741244","https://openalex.org/W2103539323","https://openalex.org/W2105038653","https://openalex.org/W2110722828","https://openalex.org/W2115547150","https://openalex.org/W2116173306","https://openalex.org/W2121336078","https://openalex.org/W2123568024","https://openalex.org/W2126589249","https://openalex.org/W2133560740","https://openalex.org/W2139634554","https://openalex.org/W2141057577","https://openalex.org/W2163584947","https://openalex.org/W2166613240","https://openalex.org/W2169221230","https://openalex.org/W2172029260","https://openalex.org/W2798766386","https://openalex.org/W3041351009","https://openalex.org/W4239510810","https://openalex.org/W4246745453","https://openalex.org/W4250486818","https://openalex.org/W6630527977","https://openalex.org/W6634328381","https://openalex.org/W6641939000","https://openalex.org/W6675696094"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2810427553","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2340647897","https://openalex.org/W4249632163","https://openalex.org/W2797161794","https://openalex.org/W2096938998","https://openalex.org/W1760305469","https://openalex.org/W1574948540"],"abstract_inverted_index":{"Sequential":[0],"minimal":[1],"optimization":[2],"(SMO)":[3],"and":[4,49,72,93,129,146,171,194],"Karush-Kuhn-Tucker":[5],"condition":[6],"are":[7,66],"often":[8,35],"used":[9,61],"to":[10],"solve":[11],"learning":[12],"problems":[13],"in":[14,42,62,181],"support":[15],"vector":[16],"machines.":[17],"However,":[18],"during":[19],"hardware":[20],"implementation":[21,122],"of":[22,106,110,123,190],"the":[23,63,82,107,121,124,132,147,155,158,164,188,191],"SMO":[24,84],"algorithm,":[25],"enhancing":[26],"chip":[27,32,51,119],"performance":[28],"without":[29],"excessively":[30],"increasing":[31],"area":[33],"is":[34,45,126,140,150],"a":[36,46,101,178],"crucial":[37],"issue.":[38],"The":[39,78,97,137,184],"solution":[40],"proposed":[41,64,165,192],"this":[43],"paper":[44],"novel":[47,59],"reconfigurable":[48,69,89],"efficient":[50,104],"design":[52,85],"with":[53,75,91,154],"SMO-based":[54],"training":[55,182],"accelerator":[56],"(REC-STA).":[57],"Two":[58],"methods":[60,112],"REC-STA":[65,125],"trimode":[67,88],"coarse-grained":[68],"architecture":[70,166,193],"(TCRA)":[71],"triple":[73],"finite-state-machine":[74],"dynamic":[76],"scheduling":[77],"first":[79],"method":[80,99],"modifies":[81],"baseline":[83,156],"by":[86],"developing":[87],"architectures":[90],"parallel":[92],"pipeline":[94],"computing":[95],"capabilities.":[96],"second":[98],"provides":[100,177],"schedule":[102],"for":[103],"reconfiguration":[105],"TCRA.":[108],"Use":[109],"these":[111],"can":[113],"remove":[114],"kernel":[115],"cache":[116],"design.":[117],"For":[118],"manufacturing,":[120],"synthesized,":[127],"placed,":[128],"routed":[130],"using":[131],"TSMC":[133],"0.18-\u03bcm":[134],"technology":[135],"library.":[136],"core":[138],"size":[139],"2.94":[141,144],"mm":[142,145],"\u00d7":[143],"power":[148],"consumption":[149],"77.3":[151],"mW.":[152],"Compared":[153],"design,":[157],"FPGA":[159],"simulation":[160],"results":[161,186],"show":[162],"that":[163],"requires":[167],"50%":[168],"less":[169],"memory":[170],"31%":[172],"fewer":[173],"gate":[174],"counts":[175],"but":[176],"16-fold":[179],"improvement":[180],"performance.":[183],"experimental":[185],"confirm":[187],"efficacy":[189],"methods.":[195]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}