{"id":"https://openalex.org/W2015548239","doi":"https://doi.org/10.1109/tvlsi.2013.2275036","title":"A Method to Extend Orthogonal Latin Square Codes","display_name":"A Method to Extend Orthogonal Latin Square Codes","publication_year":2013,"publication_date":"2013-08-07","ids":{"openalex":"https://openalex.org/W2015548239","doi":"https://doi.org/10.1109/tvlsi.2013.2275036","mag":"2015548239"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2013.2275036","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2275036","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080322790","display_name":"Pedro Reviriego","orcid":"https://orcid.org/0000-0003-2540-5234"},"institutions":[{"id":"https://openalex.org/I3020445194","display_name":"Universidad Nebrija","ror":"https://ror.org/03tzyrt94","country_code":"ES","type":"education","lineage":["https://openalex.org/I3020445194"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Pedro Reviriego","raw_affiliation_strings":["Departamento de Ingenier\u00eda Industrial, Universidad Antonio de Nebrija, Madrid, Spain","Departamento de Ingenieria Industrial, Universidad Antonio de Nebrija"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departamento de Ingenier\u00eda Industrial, Universidad Antonio de Nebrija, Madrid, Spain","institution_ids":["https://openalex.org/I3020445194"]},{"raw_affiliation_string":"Departamento de Ingenieria Industrial, Universidad Antonio de Nebrija","institution_ids":["https://openalex.org/I3020445194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010562631","display_name":"Salvatore Pontarelli","orcid":"https://orcid.org/0000-0002-3626-6404"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Salvatore Pontarelli","raw_affiliation_strings":["Department of Electronic Engineering, University of Rome \u201cTor Vergata,\u201d, Rome, Italy","Department of Electronic Engineering, University of Rome, Tor Vergata"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Rome \u201cTor Vergata,\u201d, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Department of Electronic Engineering, University of Rome, Tor Vergata","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078857723","display_name":"Alfonso S\u00e1nchez\u2010Maci\u00e1n","orcid":"https://orcid.org/0000-0002-2220-0594"},"institutions":[{"id":"https://openalex.org/I3020445194","display_name":"Universidad Nebrija","ror":"https://ror.org/03tzyrt94","country_code":"ES","type":"education","lineage":["https://openalex.org/I3020445194"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Alfonso Sanchez-Macian","raw_affiliation_strings":["Departamento de Ingenier\u00eda Industrial, Universidad Antonio de Nebrija, Madrid, Spain","Departamento de Ingenieria Industrial, Universidad Antonio de Nebrija"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departamento de Ingenier\u00eda Industrial, Universidad Antonio de Nebrija, Madrid, Spain","institution_ids":["https://openalex.org/I3020445194"]},{"raw_affiliation_string":"Departamento de Ingenieria Industrial, Universidad Antonio de Nebrija","institution_ids":["https://openalex.org/I3020445194"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044495372","display_name":"Juan Antonio Maestro","orcid":"https://orcid.org/0000-0001-7133-9026"},"institutions":[{"id":"https://openalex.org/I3020445194","display_name":"Universidad Nebrija","ror":"https://ror.org/03tzyrt94","country_code":"ES","type":"education","lineage":["https://openalex.org/I3020445194"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Juan Antonio Maestro","raw_affiliation_strings":["Departamento de Ingenier\u00eda Industrial, Universidad Antonio de Nebrija, Madrid, Spain","Departamento de Ingenieria Industrial, Universidad Antonio de Nebrija"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departamento de Ingenier\u00eda Industrial, Universidad Antonio de Nebrija, Madrid, Spain","institution_ids":["https://openalex.org/I3020445194"]},{"raw_affiliation_string":"Departamento de Ingenieria Industrial, Universidad Antonio de Nebrija","institution_ids":["https://openalex.org/I3020445194"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9395,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.77832003,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"22","issue":"7","first_page":"1635","last_page":"1639"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/block-code","display_name":"Block code","score":0.7378593683242798},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.6577086448669434},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6536089777946472},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.6206846833229065},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.5813114643096924},{"id":"https://openalex.org/keywords/bcjr-algorithm","display_name":"BCJR algorithm","score":0.5530845522880554},{"id":"https://openalex.org/keywords/list-decoding","display_name":"List decoding","score":0.5502302646636963},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5303312540054321},{"id":"https://openalex.org/keywords/concatenated-error-correction-code","display_name":"Concatenated error correction code","score":0.5162229537963867},{"id":"https://openalex.org/keywords/linear-code","display_name":"Linear code","score":0.5026464462280273},{"id":"https://openalex.org/keywords/turbo-code","display_name":"Turbo code","score":0.4929523468017578},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.481080025434494},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4714936912059784},{"id":"https://openalex.org/keywords/serial-concatenated-convolutional-codes","display_name":"Serial concatenated convolutional codes","score":0.43911540508270264},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3931998014450073},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.28725579380989075}],"concepts":[{"id":"https://openalex.org/C157125643","wikidata":"https://www.wikidata.org/wiki/Q884707","display_name":"Block code","level":3,"score":0.7378593683242798},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.6577086448669434},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6536089777946472},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.6206846833229065},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.5813114643096924},{"id":"https://openalex.org/C64948573","wikidata":"https://www.wikidata.org/wiki/Q625117","display_name":"BCJR algorithm","level":5,"score":0.5530845522880554},{"id":"https://openalex.org/C204397858","wikidata":"https://www.wikidata.org/wiki/Q4437907","display_name":"List decoding","level":5,"score":0.5502302646636963},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5303312540054321},{"id":"https://openalex.org/C78944582","wikidata":"https://www.wikidata.org/wiki/Q5158264","display_name":"Concatenated error correction code","level":4,"score":0.5162229537963867},{"id":"https://openalex.org/C2400350","wikidata":"https://www.wikidata.org/wiki/Q1752667","display_name":"Linear code","level":4,"score":0.5026464462280273},{"id":"https://openalex.org/C114504821","wikidata":"https://www.wikidata.org/wiki/Q2164281","display_name":"Turbo code","level":3,"score":0.4929523468017578},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.481080025434494},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4714936912059784},{"id":"https://openalex.org/C33529081","wikidata":"https://www.wikidata.org/wiki/Q18378194","display_name":"Serial concatenated convolutional codes","level":5,"score":0.43911540508270264},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3931998014450073},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.28725579380989075},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/tvlsi.2013.2275036","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2275036","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:research-information.bris.ac.uk:openaire_cris_publications/04435c28-fa88-4db8-a87f-d564ad1e9cd3","is_oa":false,"landing_page_url":"https://research-information.bris.ac.uk/en/publications/04435c28-fa88-4db8-a87f-d564ad1e9cd3","pdf_url":null,"source":{"id":"https://openalex.org/S4306400895","display_name":"Bristol Research (University of Bristol)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I36234482","host_organization_name":"University of Bristol","host_organization_lineage":["https://openalex.org/I36234482"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Reviriego, P, Pontarelli, S, Sanchez-Macian, A & Maestro, J A 2014, 'A method to extend orthogonal latin square codes', IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 22, no. 7, 6576208, pp. 1635-1639. https://doi.org/10.1109/TVLSI.2013.2275036","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.699.9354","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.699.9354","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://dftgroup.uniroma2.it/data/media/tvlsi-ols.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1954214817","https://openalex.org/W1965193075","https://openalex.org/W1986535055","https://openalex.org/W1990202733","https://openalex.org/W2003964202","https://openalex.org/W2021708499","https://openalex.org/W2022195033","https://openalex.org/W2025474944","https://openalex.org/W2031113490","https://openalex.org/W2038721103","https://openalex.org/W2096568519","https://openalex.org/W2103399057","https://openalex.org/W2114231107","https://openalex.org/W2118637853","https://openalex.org/W2120000030","https://openalex.org/W2942537621","https://openalex.org/W6674588899"],"related_works":["https://openalex.org/W2010879611","https://openalex.org/W2127950068","https://openalex.org/W2015101254","https://openalex.org/W2150212378","https://openalex.org/W1534925464","https://openalex.org/W2383546851","https://openalex.org/W2781337694","https://openalex.org/W2209506458","https://openalex.org/W1917873986","https://openalex.org/W58580312"],"abstract_inverted_index":{"Error":[0],"correction":[1,20,109],"codes":[2,21,53,74,92,119,150,169],"(ECCs)":[3],"are":[4,22,29,54,75,151],"commonly":[5],"used":[6],"to":[7,82,116,160,173],"protect":[8,83],"memories":[9,37],"from":[10],"errors.":[11],"As":[12],"multibit":[13],"errors":[14],"become":[15],"more":[16,26],"frequent,":[17],"single":[18],"error":[19,108],"not":[23],"enough":[24],"and":[25,63,77,85,106,154,178],"advanced":[27,34],"ECCs":[28,35],"needed.":[30],"The":[31,87,122,148,167],"use":[32],"of":[33,90,100,128,141,162],"in":[36],"is,":[38],"however,":[39],"limited":[40],"by":[41],"their":[42],"decoding":[43,60,158],"complexity.":[44],"In":[45,111],"this":[46,112],"context,":[47],"one-step":[48],"majority":[49],"logic":[50],"decodable":[51],"(OS-MLD)":[52],"an":[55],"interesting":[56],"option":[57],"as":[58],"the":[59,103,107,126,129,146,163,175],"is":[61,93,120],"simple":[62],"can":[64,134],"be":[65,135],"implemented":[66,172],"with":[67,137],"low":[68],"delay.":[69],"Orthogonal":[70],"Latin":[71],"squares":[72],"(OLS)":[73],"OS-MLD":[76,153],"have":[78,155,170],"been":[79,171],"recently":[80],"considered":[81],"caches":[84],"memories.":[86],"main":[88],"advantage":[89],"OLS":[91,118,165],"that":[94,133,161],"they":[95],"provide":[96],"a":[97,114,138,156],"wide":[98],"range":[99],"choices":[101],"for":[102,181],"block":[104,131,183],"size":[105,132],"capabilities.":[110],"brief,":[113],"method":[115,124],"extend":[117],"presented.":[121],"proposed":[123,168],"enables":[125],"extension":[127],"data":[130],"protected":[136],"given":[139],"number":[140],"parity":[142],"bits":[143],"thus":[144],"reducing":[145],"overhead.":[147],"extended":[149],"also":[152],"similar":[157],"complexity":[159],"original":[164],"codes.":[166],"evaluate":[174],"circuit":[176],"area":[177],"delay":[179],"needed":[180],"different":[182],"sizes.":[184]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":3},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}