{"id":"https://openalex.org/W2130949272","doi":"https://doi.org/10.1109/tvlsi.2013.2273003","title":"System Level Methodology for Interconnect Aware and Temperature Constrained Power Management of 3-D MP-SOCs","display_name":"System Level Methodology for Interconnect Aware and Temperature Constrained Power Management of 3-D MP-SOCs","publication_year":2013,"publication_date":"2013-07-24","ids":{"openalex":"https://openalex.org/W2130949272","doi":"https://doi.org/10.1109/tvlsi.2013.2273003","mag":"2130949272"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2013.2273003","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2273003","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101449950","display_name":"Sumeet S. Kumar","orcid":"https://orcid.org/0000-0002-0667-7552"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Sumeet S. Kumar","raw_affiliation_strings":["Circuits and Systems Group, Delft University of Technology, Delft, The Netherlands","[Circuits and Systems group, Delft University of Technology, Delft, The Netherlands]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Circuits and Systems Group, Delft University of Technology, Delft, The Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"[Circuits and Systems group, Delft University of Technology, Delft, The Netherlands]","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002103815","display_name":"Arnica Aggarwal","orcid":null},"institutions":[{"id":"https://openalex.org/I927257375","display_name":"ASML (Netherlands)","ror":"https://ror.org/01vxknj13","country_code":"NL","type":"company","lineage":["https://openalex.org/I4210092504","https://openalex.org/I927257375"]},{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Arnica Aggarwal","raw_affiliation_strings":["Circuits and Systems Group, Delft University of Technology, Delft, The Netherlands","ASML Holding N.V., Veldhoven, The Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Circuits and Systems Group, Delft University of Technology, Delft, The Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"ASML Holding N.V., Veldhoven, The Netherlands","institution_ids":["https://openalex.org/I927257375"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108729551","display_name":"Radhika Jagtap","orcid":null},"institutions":[{"id":"https://openalex.org/I2801109035","display_name":"ARM (United Kingdom)","ror":"https://ror.org/04mmhzs81","country_code":"GB","type":"company","lineage":["https://openalex.org/I2801109035"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Radhika Sanjeev Jagtap","raw_affiliation_strings":["ARM Holdings, Cambridge, U.K"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ARM Holdings, Cambridge, U.K","institution_ids":["https://openalex.org/I2801109035"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019444861","display_name":"Amir Zjajo","orcid":"https://orcid.org/0000-0002-0716-8186"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Amir Zjajo","raw_affiliation_strings":["Circuits and Systems Group, Delft University of Technology, Delft, The Netherlands","[Circuits and Systems group, Delft University of Technology, Delft, The Netherlands]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Circuits and Systems Group, Delft University of Technology, Delft, The Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"[Circuits and Systems group, Delft University of Technology, Delft, The Netherlands]","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041082811","display_name":"Ren\u00e9 van Leuken","orcid":"https://orcid.org/0000-0003-0638-7595"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Rene van Leuken","raw_affiliation_strings":["Circuits and Systems Group, Delft University of Technology, Delft, The Netherlands","[Circuits and Systems group, Delft University of Technology, Delft, The Netherlands]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Circuits and Systems Group, Delft University of Technology, Delft, The Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"[Circuits and Systems group, Delft University of Technology, Delft, The Netherlands]","institution_ids":["https://openalex.org/I98358874"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.1743,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.82083573,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"22","issue":"7","first_page":"1606","last_page":"1619"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9930999875068665,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7295172810554504},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5901429653167725},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5210082530975342},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.500128984451294},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.49851369857788086},{"id":"https://openalex.org/keywords/power-integrity","display_name":"Power integrity","score":0.4450600743293762},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4407574534416199},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.42994633316993713},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.4259314239025116},{"id":"https://openalex.org/keywords/frequency-scaling","display_name":"Frequency scaling","score":0.41813924908638},{"id":"https://openalex.org/keywords/through-silicon-via","display_name":"Through-silicon via","score":0.41803252696990967},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3781193196773529},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3217537999153137},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.28790074586868286},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.2609540820121765},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.15322640538215637},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0857873260974884}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7295172810554504},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5901429653167725},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5210082530975342},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.500128984451294},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.49851369857788086},{"id":"https://openalex.org/C2777561913","wikidata":"https://www.wikidata.org/wiki/Q19599527","display_name":"Power integrity","level":4,"score":0.4450600743293762},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4407574534416199},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.42994633316993713},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.4259314239025116},{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.41813924908638},{"id":"https://openalex.org/C45632049","wikidata":"https://www.wikidata.org/wiki/Q1578120","display_name":"Through-silicon via","level":3,"score":0.41803252696990967},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3781193196773529},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3217537999153137},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.28790074586868286},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.2609540820121765},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.15322640538215637},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0857873260974884},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2013.2273003","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2273003","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":46,"referenced_works":["https://openalex.org/W117413031","https://openalex.org/W1507914210","https://openalex.org/W1541633348","https://openalex.org/W1686420892","https://openalex.org/W1950008012","https://openalex.org/W1987293146","https://openalex.org/W2015917361","https://openalex.org/W2038337218","https://openalex.org/W2042001115","https://openalex.org/W2081379617","https://openalex.org/W2100948980","https://openalex.org/W2102694790","https://openalex.org/W2102727118","https://openalex.org/W2104225326","https://openalex.org/W2109314689","https://openalex.org/W2110100243","https://openalex.org/W2116175063","https://openalex.org/W2117656819","https://openalex.org/W2117816012","https://openalex.org/W2132321891","https://openalex.org/W2133279383","https://openalex.org/W2133543885","https://openalex.org/W2139709694","https://openalex.org/W2140746294","https://openalex.org/W2142465757","https://openalex.org/W2147301454","https://openalex.org/W2150206286","https://openalex.org/W2153215457","https://openalex.org/W2158921969","https://openalex.org/W2160837841","https://openalex.org/W2171990275","https://openalex.org/W2536066754","https://openalex.org/W2555318774","https://openalex.org/W3139689176","https://openalex.org/W3140903683","https://openalex.org/W3142386652","https://openalex.org/W3142845206","https://openalex.org/W4231800022","https://openalex.org/W4232751114","https://openalex.org/W4232892799","https://openalex.org/W4246899207","https://openalex.org/W6630538830","https://openalex.org/W6677377052","https://openalex.org/W6682540009","https://openalex.org/W6728469656","https://openalex.org/W6792941224"],"related_works":["https://openalex.org/W2809933636","https://openalex.org/W1985714852","https://openalex.org/W2019663946","https://openalex.org/W2133492470","https://openalex.org/W2994788014","https://openalex.org/W2136358791","https://openalex.org/W2735574234","https://openalex.org/W2043558408","https://openalex.org/W2293773707","https://openalex.org/W1998607656"],"abstract_inverted_index":{"Modern":[0],"3-D":[1,151,162],"multiprocessor":[2],"systems-on-chip":[3],"(MP-SoC)":[4],"incorporate":[5],"processing":[6],"elements":[7],"(PEs)":[8],"and":[9,43,57,120,173,198],"memories":[10],"within":[11,140],"die-stacks":[12],"interconnected":[13],"using":[14,123],"through-silicon":[15],"vias":[16],"(TSVs).":[17],"The":[18,41,186],"resulting":[19,135],"power":[20,158,209],"density":[21],"of":[22,28,37,45,70,85,149,203],"these":[23,59],"systems":[24],"necessitates":[25],"the":[26,32,38,48,52,67,83,86,110,132,134,146,150,200,212,229],"inclusion":[27],"thermal":[29,49,64,147,174],"effects":[30],"in":[31,51,55,195,234],"architecture":[33],"space":[34],"exploration":[35,107],"stage":[36],"design":[39,84],"process.":[40],"number":[42],"placement":[44],"TSVs":[46,76],"influences":[47],"conductivity":[50],"vertical":[53,87,112,136],"direction":[54],"die-stacks,":[56],"consequently":[58],"must":[60],"be":[61],"considered":[62],"during":[63],"analysis.":[65],"However,":[66],"special":[68],"requirement":[69],"keep":[71],"out":[72],"zones":[73],"(KOZs)":[74],"for":[75,104,161],"due":[77],"to":[78,108,216,227],"mechanical":[79],"stress":[80],"considerations":[81],"complicates":[82],"interconnect,":[88],"potentially":[89],"impacting":[90],"its":[91,235],"electrical":[92],"performance":[93],"as":[94,168,170],"well.":[95],"This":[96],"paper":[97],"presents":[98],"an":[99,124],"integrated":[100],"methodology":[101],"that":[102,144,164],"allows":[103],"TSV":[105],"topology":[106],"evaluate":[109],"best":[111],"interconnect":[113,137],"structure":[114],"while":[115,178],"considering":[116],"crosstalk,":[117],"area":[118],"overheads,":[119],"KOZ":[121],"requirements":[122],"initial":[125],"system":[126],"floorplan.":[127],"After":[128],"incorporating":[129],"feedback":[130],"from":[131],"exploration,":[133],"is":[138,184,214,225],"included":[139],"a":[141,156,206,217],"temperature-power":[142],"simulation":[143],"estimates":[145],"profile":[148],"stack.":[152],"Within":[153],"this":[154],"methodology,":[155],"novel":[157],"management":[159],"scheme":[160,187,213],"MP-SoCs":[163],"considers":[165],"both":[166],"temperature":[167,191],"well":[169],"positional":[171],"information":[172],"relationships":[175],"between":[176],"PEs,":[177],"performing":[179],"dynamic":[180],"voltage-frequency":[181,196],"scaling":[182],"(DVFS),":[183],"introduced.":[185],"effectively":[188],"maintains":[189],"smooth":[190],"profiles,":[192],"decreases":[193],"fluctuations":[194],"levels,":[197],"increases":[199],"aggregate":[201],"frequency":[202],"operation":[204],"at":[205],"lower":[207],"total":[208],"dissipation.":[210],"Further,":[211],"applied":[215],"stack":[218],"partitioned":[219],"into":[220],"voltage":[221],"islands,":[222],"where":[223],"it":[224],"shown":[226],"match":[228],"conventional":[230],"per-core":[231],"DVFS":[232],"schemes":[233],"performance.":[236]},"counts_by_year":[{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}