{"id":"https://openalex.org/W2099541169","doi":"https://doi.org/10.1109/tvlsi.2013.2271697","title":"On-the-Field Test and Configuration Infrastructure for 2-D-Mesh NoCs in Shared-Memory Many-Core Architectures","display_name":"On-the-Field Test and Configuration Infrastructure for 2-D-Mesh NoCs in Shared-Memory Many-Core Architectures","publication_year":2013,"publication_date":"2013-07-22","ids":{"openalex":"https://openalex.org/W2099541169","doi":"https://doi.org/10.1109/tvlsi.2013.2271697","mag":"2099541169"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2013.2271697","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2271697","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103445090","display_name":"Zhen Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en sciences et technologies du num\u00e9rique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"government","lineage":["https://openalex.org/I1326498283"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Zhen Zhang","raw_affiliation_strings":["INRIA Rocquencourt, Le Chesnay, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"INRIA Rocquencourt, Le Chesnay, France","institution_ids":["https://openalex.org/I1326498283"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087875678","display_name":"Dimitri Refauvelet","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Dimitri Refauvelet","raw_affiliation_strings":["LIP6 Laboratory, Pierre & Marie Curie University, Paris, France","LIP6 Laboratory, Pierre and Marie Curie University, Paris, France#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP6 Laboratory, Pierre & Marie Curie University, Paris, France","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"LIP6 Laboratory, Pierre and Marie Curie University, Paris, France#TAB#","institution_ids":["https://openalex.org/I39804081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082950212","display_name":"Alain Greiner","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Alain Greiner","raw_affiliation_strings":["LIP6 Laboratory, Pierre & Marie Curie University, Paris, France","LIP6 Laboratory, Pierre and Marie Curie University, Paris, France#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP6 Laboratory, Pierre & Marie Curie University, Paris, France","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"LIP6 Laboratory, Pierre and Marie Curie University, Paris, France#TAB#","institution_ids":["https://openalex.org/I39804081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108093269","display_name":"Mounir Benabdenbi","orcid":"https://orcid.org/0000-0001-9586-3009"},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Mounir Benabdenbi","raw_affiliation_strings":["TIMA Laboratory, Grenoble, France",", TIMA Laboratory, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":", TIMA Laboratory, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023748893","display_name":"Fran\u00e7ois P\u00eacheux","orcid":"https://orcid.org/0000-0002-4118-8690"},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Francois Pecheux","raw_affiliation_strings":["LIP6 Laboratory, Pierre & Marie Curie University, Paris, France","LIP6 Laboratory, Pierre and Marie Curie University, Paris, France#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP6 Laboratory, Pierre & Marie Curie University, Paris, France","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"LIP6 Laboratory, Pierre and Marie Curie University, Paris, France#TAB#","institution_ids":["https://openalex.org/I39804081"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.464,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.85035044,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"22","issue":"6","first_page":"1364","last_page":"1376"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.993399977684021,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9916999936103821,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/initialization","display_name":"Initialization","score":0.6879642009735107},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6848186254501343},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.6203572750091553},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6057286262512207},{"id":"https://openalex.org/keywords/many-core","display_name":"Many core","score":0.5116553902626038},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5029458403587341},{"id":"https://openalex.org/keywords/mesh-networking","display_name":"Mesh networking","score":0.47658368945121765},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4751574695110321},{"id":"https://openalex.org/keywords/field","display_name":"Field (mathematics)","score":0.46728381514549255},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.4606793522834778},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4589465856552124},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.45377781987190247},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4354124069213867},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4195179045200348},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.41398119926452637},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.31463000178337097},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.28461968898773193},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18201327323913574},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10168936848640442}],"concepts":[{"id":"https://openalex.org/C114466953","wikidata":"https://www.wikidata.org/wiki/Q6034165","display_name":"Initialization","level":2,"score":0.6879642009735107},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6848186254501343},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6203572750091553},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6057286262512207},{"id":"https://openalex.org/C3020431745","wikidata":"https://www.wikidata.org/wiki/Q25325220","display_name":"Many core","level":2,"score":0.5116553902626038},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5029458403587341},{"id":"https://openalex.org/C123691950","wikidata":"https://www.wikidata.org/wiki/Q25552104","display_name":"Mesh networking","level":3,"score":0.47658368945121765},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4751574695110321},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.46728381514549255},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.4606793522834778},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4589465856552124},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.45377781987190247},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4354124069213867},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4195179045200348},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.41398119926452637},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.31463000178337097},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.28461968898773193},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18201327323913574},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10168936848640442},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2013.2271697","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2271697","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:HAL:hal-01142562v1","is_oa":false,"landing_page_url":"https://hal.science/hal-01142562","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2014, 22 (6), pp.1364 - 1376. ⟨10.1109/TVLSI.2013.2271697⟩","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.6600000262260437,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":47,"referenced_works":["https://openalex.org/W580566346","https://openalex.org/W1501077214","https://openalex.org/W1545951482","https://openalex.org/W1583304273","https://openalex.org/W1656777224","https://openalex.org/W1965320180","https://openalex.org/W1971846407","https://openalex.org/W1975703516","https://openalex.org/W1981991312","https://openalex.org/W2070907515","https://openalex.org/W2091853270","https://openalex.org/W2100253775","https://openalex.org/W2102834964","https://openalex.org/W2102924712","https://openalex.org/W2108903542","https://openalex.org/W2109668273","https://openalex.org/W2115795793","https://openalex.org/W2119264875","https://openalex.org/W2119939755","https://openalex.org/W2121938580","https://openalex.org/W2125231919","https://openalex.org/W2126353164","https://openalex.org/W2128436801","https://openalex.org/W2136994107","https://openalex.org/W2142709818","https://openalex.org/W2144139026","https://openalex.org/W2147307031","https://openalex.org/W2147915525","https://openalex.org/W2151039403","https://openalex.org/W2152712403","https://openalex.org/W2154323564","https://openalex.org/W2154597023","https://openalex.org/W2156526246","https://openalex.org/W2159747318","https://openalex.org/W2164203755","https://openalex.org/W2166837505","https://openalex.org/W3085438223","https://openalex.org/W3148721767","https://openalex.org/W3151023695","https://openalex.org/W3151929897","https://openalex.org/W4248489181","https://openalex.org/W6632867372","https://openalex.org/W6675544341","https://openalex.org/W6676307609","https://openalex.org/W6680444311","https://openalex.org/W6783202802","https://openalex.org/W6830497948"],"related_works":["https://openalex.org/W2121335669","https://openalex.org/W2135981148","https://openalex.org/W2150291485","https://openalex.org/W3186493969","https://openalex.org/W2388672758","https://openalex.org/W2024473227","https://openalex.org/W2065289416","https://openalex.org/W4255057712","https://openalex.org/W2069618434","https://openalex.org/W2144357574"],"abstract_inverted_index":{"This":[0,37],"paper":[1,38],"addresses":[2],"the":[3,42,51,83,90,103],"important":[4],"issue":[5],"of":[6,58,111],"fault":[7],"tolerance":[8],"in":[9,28,53,109],"network-on-chip":[10],"(NoC)":[11],"and":[12,17,35,44,68,95,107,114],"presents":[13],"an":[14],"on-the-field":[15],"test":[16],"configuration":[18,75],"infrastructure":[19,76],"for":[20],"a":[21,54,63,72],"2-D-mesh":[22],"NoC,":[23],"which":[24],"can":[25,78],"be":[26,79],"used":[27,80],"many":[29],"generic":[30],"shared-memory":[31],"many-core":[32],"tiled":[33],"architectures":[34],"MPSoCs.":[36],"also":[39],"details":[40],"all":[41],"hardware":[43,115],"software":[45,113],"means":[46],"needed":[47],"to:":[48],"1)":[49],"initialize":[50],"NoC":[52,60],"clean":[55],"state":[56],"(self-deactivation":[57],"faulty":[59],"components":[61],"using":[62],"controlled":[64],"built-in":[65],"self-test":[66],"strategy)":[67],"2)":[69],"set":[70],"up":[71],"distributed":[73],"collaborative":[74],"that":[77,102],"to":[81],"make":[82],"chip":[84],"autonomously":[85],"determine,":[86],"during":[87],"its":[88],"initialization,":[89],"operational":[91],"degraded":[92],"architecture,":[93],"identify":[94],"bypass":[96],"black":[97],"holes.":[98],"Experimental":[99],"results":[100],"prove":[101],"approach":[104],"is":[105],"effective":[106],"lightweight":[108],"terms":[110],"additional":[112],"resources.":[116]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}