{"id":"https://openalex.org/W1985841039","doi":"https://doi.org/10.1109/tvlsi.2013.2267754","title":"STT-RAM Cache Hierarchy With Multiretention MTJ Designs","display_name":"STT-RAM Cache Hierarchy With Multiretention MTJ Designs","publication_year":2013,"publication_date":"2013-07-03","ids":{"openalex":"https://openalex.org/W1985841039","doi":"https://doi.org/10.1109/tvlsi.2013.2267754","mag":"1985841039"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2013.2267754","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2267754","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103258530","display_name":"Zhenyu Sun","orcid":"https://orcid.org/0000-0002-6584-3629"},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhenyu Sun","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA, USA","Department of Electrical & Computer Engineering, University of Pittsburgh, Pittsburgh, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I170201317"]},{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Pittsburgh, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I170201317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066400911","display_name":"Xiuyuan Bi","orcid":"https://orcid.org/0000-0002-7401-6764"},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiuyuan Bi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA, USA","Department of Electrical & Computer Engineering, University of Pittsburgh, Pittsburgh, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I170201317"]},{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Pittsburgh, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I170201317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100429403","display_name":"Hai Li","orcid":"https://orcid.org/0000-0003-3228-6544"},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hai Li","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA, USA","Department of Electrical & Computer Engineering, University of Pittsburgh, Pittsburgh, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I170201317"]},{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Pittsburgh, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I170201317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023989495","display_name":"Weng\u2010Fai Wong","orcid":"https://orcid.org/0000-0002-4281-2053"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Weng-Fai Wong","raw_affiliation_strings":["National University of Singapore, Singapore","Nat. Univ. of Singapore, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]},{"raw_affiliation_string":"Nat. Univ. of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112494616","display_name":"Xiaochun Zhu","orcid":null},"institutions":[{"id":"https://openalex.org/I19268510","display_name":"Qualcomm (United Kingdom)","ror":"https://ror.org/04d3djg48","country_code":"GB","type":"company","lineage":["https://openalex.org/I19268510","https://openalex.org/I4210087596"]},{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]},{"id":"https://openalex.org/I4210111675","display_name":"Market Matters","ror":"https://ror.org/021yan307","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I4210111675"]}],"countries":["GB","US"],"is_corresponding":false,"raw_author_name":"Xiaochun Zhu","raw_affiliation_strings":["Qualcomm CDMA Technologies, Qualcomm Inc., San Diego, CA, USA","[Qualcomm CDMA Technologies, Qualcomm, Inc., San Diego, CA, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Qualcomm CDMA Technologies, Qualcomm Inc., San Diego, CA, USA","institution_ids":["https://openalex.org/I4210087596","https://openalex.org/I4210111675"]},{"raw_affiliation_string":"[Qualcomm CDMA Technologies, Qualcomm, Inc., San Diego, CA, USA]","institution_ids":["https://openalex.org/I19268510"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.8653,"has_fulltext":false,"cited_by_count":49,"citation_normalized_percentile":{"value":0.95452018,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"22","issue":"6","first_page":"1281","last_page":"1293"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8030208349227905},{"id":"https://openalex.org/keywords/data-retention","display_name":"Data retention","score":0.7907509803771973},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7509487271308899},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7233680486679077},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.5820525884628296},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5556676387786865},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.5102400779724121},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.472420334815979},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4641842246055603},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.45819291472435},{"id":"https://openalex.org/keywords/standby-power","display_name":"Standby power","score":0.4519205093383789},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.43022167682647705},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.42902612686157227},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.31540459394454956},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3097764551639557},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.2299642264842987},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2222156524658203},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09902888536453247}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8030208349227905},{"id":"https://openalex.org/C2780866740","wikidata":"https://www.wikidata.org/wiki/Q5227345","display_name":"Data retention","level":2,"score":0.7907509803771973},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7509487271308899},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7233680486679077},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.5820525884628296},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5556676387786865},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.5102400779724121},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.472420334815979},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4641842246055603},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.45819291472435},{"id":"https://openalex.org/C7140552","wikidata":"https://www.wikidata.org/wiki/Q1366402","display_name":"Standby power","level":3,"score":0.4519205093383789},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.43022167682647705},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.42902612686157227},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.31540459394454956},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3097764551639557},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.2299642264842987},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2222156524658203},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09902888536453247},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2013.2267754","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2267754","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:scholarbank.nus.edu.sg:10635/124980","is_oa":false,"landing_page_url":"http://scholarbank.nus.edu.sg/handle/10635/124980","pdf_url":null,"source":{"id":"https://openalex.org/S7407052290","display_name":"National University of Singapore","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Scopus","raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1479699553","https://openalex.org/W1968801063","https://openalex.org/W1975904824","https://openalex.org/W1988091150","https://openalex.org/W1994569665","https://openalex.org/W1995771228","https://openalex.org/W2017503133","https://openalex.org/W2042076387","https://openalex.org/W2058199389","https://openalex.org/W2074376977","https://openalex.org/W2084007230","https://openalex.org/W2103126659","https://openalex.org/W2108453702","https://openalex.org/W2112181056","https://openalex.org/W2112704250","https://openalex.org/W2116050867","https://openalex.org/W2116826022","https://openalex.org/W2120699192","https://openalex.org/W2123009614","https://openalex.org/W2142960351","https://openalex.org/W2148831941","https://openalex.org/W2154941994","https://openalex.org/W2155551886","https://openalex.org/W2156159026","https://openalex.org/W2162651880","https://openalex.org/W3172772885","https://openalex.org/W4231378725","https://openalex.org/W4242120930","https://openalex.org/W6677142476","https://openalex.org/W6681605206","https://openalex.org/W6682917345","https://openalex.org/W6797258325"],"related_works":["https://openalex.org/W3004383742","https://openalex.org/W2074922484","https://openalex.org/W155078272","https://openalex.org/W1966671390","https://openalex.org/W2133121403","https://openalex.org/W1970426108","https://openalex.org/W2465781960","https://openalex.org/W4389476357","https://openalex.org/W2006395226","https://openalex.org/W2162271340"],"abstract_inverted_index":{"Spin-transfer":[0],"torque":[1],"random":[2],"access":[3],"memory":[4,14],"(STT-RAM)":[5],"is":[6,78,87,148,181],"the":[7,44,56,173,184,188,192,241],"most":[8],"promising":[9],"candidate":[10],"to":[11,16,32,61,186,258],"be":[12],"universal":[13],"due":[15],"its":[17],"good":[18],"scalability,":[19],"zero":[20],"standby":[21],"power,":[22],"and":[23,68,96,118,132,225,274],"radiation":[24],"hardness.":[25],"Having":[26],"a":[27,39,103,154,168,196,216,226],"cell":[28,51],"area":[29,199],"only":[30],"1/9":[31],"1/3":[33],"that":[34,113,156,218,230,239],"of":[35,50,64,105,149,191,221],"SRAM,":[36],"allows":[37],"for":[38,271],"much":[40,254],"larger":[41,211],"cache":[42,57,106,212,248,276],"with":[43,127,161,167,209],"same":[45],"die":[46],"footprint.":[47],"Such":[48],"reduction":[49],"size":[52],"can":[53],"significantly":[54],"shrink":[55],"array":[58,198],"size,":[59],"leading":[60],"significant":[62],"improvement":[63],"overall":[65],"system":[66],"performance":[67,270],"power":[69,116],"consumption,":[70],"especially":[71],"in":[72,84],"this":[73,99],"multicore":[74],"era":[75],"where":[76,146],"locality":[77],"crucial.":[79],"However,":[80],"deploying":[81],"STT-RAM":[82,93,112,125,159,247,263],"technology":[83],"L1":[85,144],"caches":[86,145,208],"challenging":[88],"because":[89],"write":[90,133],"operations":[91],"on":[92,240],"are":[94],"slow":[95],"power-consuming.":[97],"In":[98,120,172],"paper,":[100],"we":[101,152,214],"propose":[102,153,215],"range":[104],"hierarchy":[107],"designs":[108,123],"implemented":[109],"entirely":[110],"using":[111],"deliver":[114],"optimal":[115],"saving":[117],"performance.":[119],"particular,":[121],"our":[122,243],"use":[124],"cells":[126,160],"various":[128],"data":[129,163,189,227,232],"retention":[130,164,190,223,261],"times":[131],"performances,":[134],"made":[135],"possible":[136],"by":[137,252],"novel":[138],"magnetic":[139],"tunneling":[140],"junction":[141],"designs.":[142],"For":[143,205],"speed":[147],"utmost":[150],"importance,":[151],"scheme":[155,229],"uses":[157],"fast":[158],"reduced":[162],"time":[165],"coupled":[166],"dynamic":[169,174],"refresh":[170,175],"scheme.":[171],"scheme,":[176],"another":[177],"emerging":[178],"technology,":[179],"memristor,":[180],"used":[182],"as":[183,253,255],"counter":[185],"monitor":[187],"low-retention":[193],"STT-RAM,":[194],"achieving":[195],"higher":[197],"efficiency":[200],"than":[201],"an":[202],"SRAM-based":[203],"counter.":[204],"lower":[206],"level":[207,246,262],"relatively":[210],"capacities,":[213],"design":[217],"has":[219],"partitions":[220],"different":[222],"characteristics,":[224],"migration":[228],"moves":[231],"between":[233],"these":[234],"partitions.":[235],"The":[236],"experiments":[237],"show":[238],"average,":[242],"proposed":[244],"multiretention":[245],"reduces":[249],"total":[250],"energy":[251],"30%-74.2%":[256],"compared":[257],"previous":[259],"single":[260],"caches,":[264],"while":[265],"improving":[266],"instruction":[267],"per":[268],"cycle":[269],"both":[272],"two-level":[273],"three-level":[275],"hierarchies.":[277]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":8},{"year":2019,"cited_by_count":3},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":10},{"year":2015,"cited_by_count":8},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-19T17:40:00.097472","created_date":"2025-10-10T00:00:00"}