{"id":"https://openalex.org/W2069982657","doi":"https://doi.org/10.1109/tvlsi.2013.2265338","title":"Dark Silicon Aware Multicore Systems: Employing Design Automation With Architectural Insight","display_name":"Dark Silicon Aware Multicore Systems: Employing Design Automation With Architectural Insight","publication_year":2013,"publication_date":"2013-06-21","ids":{"openalex":"https://openalex.org/W2069982657","doi":"https://doi.org/10.1109/tvlsi.2013.2265338","mag":"2069982657"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2013.2265338","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2265338","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087698063","display_name":"Jason M. Allred","orcid":"https://orcid.org/0000-0001-6534-665X"},"institutions":[{"id":"https://openalex.org/I121980950","display_name":"Utah State University","ror":"https://ror.org/00h6set76","country_code":"US","type":"education","lineage":["https://openalex.org/I121980950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jason M. Allred","raw_affiliation_strings":["Electrical and Computer Engineering Department, Utah State University, Logan, UT, USA","Electr. & Comput. Eng. Dept., Utah State Univ., Logan, UT, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Utah State University, Logan, UT, USA","institution_ids":["https://openalex.org/I121980950"]},{"raw_affiliation_string":"Electr. & Comput. Eng. Dept., Utah State Univ., Logan, UT, USA","institution_ids":["https://openalex.org/I121980950"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068885938","display_name":"Sanghamitra Roy","orcid":"https://orcid.org/0000-0002-3927-1612"},"institutions":[{"id":"https://openalex.org/I121980950","display_name":"Utah State University","ror":"https://ror.org/00h6set76","country_code":"US","type":"education","lineage":["https://openalex.org/I121980950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sanghamitra Roy","raw_affiliation_strings":["Electrical and Computer Engineering Department, Utah State University, Logan, UT, USA","Electr. & Comput. Eng. Dept., Utah State Univ., Logan, UT, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Utah State University, Logan, UT, USA","institution_ids":["https://openalex.org/I121980950"]},{"raw_affiliation_string":"Electr. & Comput. Eng. Dept., Utah State Univ., Logan, UT, USA","institution_ids":["https://openalex.org/I121980950"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101594477","display_name":"Koushik Chakraborty","orcid":"https://orcid.org/0000-0003-0228-2737"},"institutions":[{"id":"https://openalex.org/I121980950","display_name":"Utah State University","ror":"https://ror.org/00h6set76","country_code":"US","type":"education","lineage":["https://openalex.org/I121980950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Koushik Chakraborty","raw_affiliation_strings":["Electrical and Computer Engineering Department, Utah State University, Logan, UT, USA","Electr. & Comput. Eng. Dept., Utah State Univ., Logan, UT, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Utah State University, Logan, UT, USA","institution_ids":["https://openalex.org/I121980950"]},{"raw_affiliation_string":"Electr. & Comput. Eng. Dept., Utah State Univ., Logan, UT, USA","institution_ids":["https://openalex.org/I121980950"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.5373,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.89441957,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"22","issue":"5","first_page":"1192","last_page":"1196"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.7470133900642395},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6886909008026123},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.6247680187225342},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6154224276542664},{"id":"https://openalex.org/keywords/performance-metric","display_name":"Performance metric","score":0.5809184312820435},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5649246573448181},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5253293514251709},{"id":"https://openalex.org/keywords/metric","display_name":"Metric (unit)","score":0.5218856930732727},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.46781158447265625},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4599089026451111},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.4151621162891388},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3747844696044922},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2672279477119446},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2599298357963562},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.10732406377792358}],"concepts":[{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.7470133900642395},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6886909008026123},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.6247680187225342},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6154224276542664},{"id":"https://openalex.org/C2780898871","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Performance metric","level":2,"score":0.5809184312820435},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5649246573448181},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5253293514251709},{"id":"https://openalex.org/C176217482","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Metric (unit)","level":2,"score":0.5218856930732727},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.46781158447265625},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4599089026451111},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.4151621162891388},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3747844696044922},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2672279477119446},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2599298357963562},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.10732406377792358},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2013.2265338","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2265338","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:digitalcommons.usu.edu:ece_facpub-1287","is_oa":false,"landing_page_url":"https://digitalcommons.usu.edu/ece_facpub/283","pdf_url":null,"source":{"id":"https://openalex.org/S4377196327","display_name":"Digital Commons - USU (Utah State University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I121980950","host_organization_name":"Utah State University","host_organization_lineage":["https://openalex.org/I121980950"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Electrical and Computer Engineering Faculty Publications","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8899999856948853,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W2000959442","https://openalex.org/W2006312753","https://openalex.org/W2038064137","https://openalex.org/W2054938676","https://openalex.org/W2060824022","https://openalex.org/W2063211615","https://openalex.org/W2098335003","https://openalex.org/W2103670614","https://openalex.org/W2107493680","https://openalex.org/W2120000030","https://openalex.org/W2120635877","https://openalex.org/W2130494464","https://openalex.org/W2134026160","https://openalex.org/W2138351227","https://openalex.org/W2222512263","https://openalex.org/W4253029824","https://openalex.org/W6651700774","https://openalex.org/W6679541067"],"related_works":["https://openalex.org/W3011978806","https://openalex.org/W2743305891","https://openalex.org/W3205162826","https://openalex.org/W2059530328","https://openalex.org/W3207169898","https://openalex.org/W2951650892","https://openalex.org/W3198354237","https://openalex.org/W2009503188","https://openalex.org/W1596716095","https://openalex.org/W4247775847"],"abstract_inverted_index":{"The":[0],"emergence":[1],"of":[2,26],"dark":[3,37,48],"silicon-a":[4],"fundamental":[5],"design":[6,29,53,83],"constraint":[7],"absent":[8],"in":[9,35,73],"past":[10],"generations-brings":[11],"intriguing":[12],"challenges":[13,25],"and":[14,54,69,90],"opportunities":[15],"to":[16,45],"microprocessor":[17],"design.":[18,64],"In":[19],"this":[20],"brief,":[21],"we":[22],"demonstrate":[23],"the":[24],"comparing":[27],"competing":[28],"styles":[30],"across":[31],"different":[32],"technology":[33,78],"generations":[34,79],"a":[36,42,47,56],"silicon":[38,49],"era.":[39],"We":[40],"provide":[41],"new":[43],"metric":[44],"guide":[46],"aware":[50],"(DSA)":[51],"system":[52,63],"propose":[55],"stochastic":[57],"optimization":[58],"algorithm":[59],"for":[60,76],"DSA":[61],"multicore":[62,82],"Our":[65],"technique":[66],"shows":[67],"11%-58%":[68],"5.7-5.8":[70],"times":[71],"improvement":[72],"energy":[74],"efficiency":[75],"forthcoming":[77],"with":[80,86,92],"two":[81],"styles:":[84],"cores":[85,91],"various":[87],"voltage-frequency":[88],"domains":[89],"heterogeneous":[93],"microarchitectures.":[94]},"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}