{"id":"https://openalex.org/W2082609830","doi":"https://doi.org/10.1109/tvlsi.2013.2263155","title":"On-Chip Memory Hierarchy in One Coarse-Grained Reconfigurable Architecture to Compress Memory Space and to Reduce Reconfiguration Time and Data-Reference Time","display_name":"On-Chip Memory Hierarchy in One Coarse-Grained Reconfigurable Architecture to Compress Memory Space and to Reduce Reconfiguration Time and Data-Reference Time","publication_year":2013,"publication_date":"2013-07-04","ids":{"openalex":"https://openalex.org/W2082609830","doi":"https://doi.org/10.1109/tvlsi.2013.2263155","mag":"2082609830"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2013.2263155","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2263155","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101838851","display_name":"Yansheng Wang","orcid":"https://orcid.org/0009-0007-3496-8676"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yansheng Wang","raw_affiliation_strings":["Institute of Microelectronics, National Laboratory for Information Science and Technology, Beijing, China","Nat. Lab. for Inf. Sci. & Technol., Tsinghua Univ., Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, National Laboratory for Information Science and Technology, Beijing, China","institution_ids":["https://openalex.org/I4210119392"]},{"raw_affiliation_string":"Nat. Lab. for Inf. Sci. & Technol., Tsinghua Univ., Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100358856","display_name":"Leibo Liu","orcid":"https://orcid.org/0000-0001-7548-4116"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Leibo Liu","raw_affiliation_strings":["Institute of Microelectronics, National Laboratory for Information Science and Technology, Beijing, China","Nat. Lab. for Inf. Sci. & Technol., Tsinghua Univ., Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, National Laboratory for Information Science and Technology, Beijing, China","institution_ids":["https://openalex.org/I4210119392"]},{"raw_affiliation_string":"Nat. Lab. for Inf. Sci. & Technol., Tsinghua Univ., Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054524841","display_name":"Shouyi Yin","orcid":"https://orcid.org/0000-0003-2309-572X"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shouyi Yin","raw_affiliation_strings":["Institute of Microelectronics, National Laboratory for Information Science and Technology, Beijing, China","Nat. Lab. for Inf. Sci. & Technol., Tsinghua Univ., Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, National Laboratory for Information Science and Technology, Beijing, China","institution_ids":["https://openalex.org/I4210119392"]},{"raw_affiliation_string":"Nat. Lab. for Inf. Sci. & Technol., Tsinghua Univ., Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101484570","display_name":"Min Zhu","orcid":"https://orcid.org/0000-0002-9854-7455"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Min Zhu","raw_affiliation_strings":["Institute of Microelectronics, National Laboratory for Information Science and Technology, Beijing, China","Nat. Lab. for Inf. Sci. & Technol., Tsinghua Univ., Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, National Laboratory for Information Science and Technology, Beijing, China","institution_ids":["https://openalex.org/I4210119392"]},{"raw_affiliation_string":"Nat. Lab. for Inf. Sci. & Technol., Tsinghua Univ., Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046599843","display_name":"Peng Cao","orcid":"https://orcid.org/0000-0003-2039-9031"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Peng Cao","raw_affiliation_strings":["National ASIC System Engineering Research Center, Nanjing, China","Nat. ASIC Syst. Eng. Res. Center, SouthEast Univ., Nanjing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National ASIC System Engineering Research Center, Nanjing, China","institution_ids":[]},{"raw_affiliation_string":"Nat. ASIC Syst. Eng. Res. Center, SouthEast Univ., Nanjing, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030384645","display_name":"Jun Yang","orcid":"https://orcid.org/0000-0002-8379-0321"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jun Yang","raw_affiliation_strings":["National ASIC System Engineering Research Center, Nanjing, China","Nat. ASIC Syst. Eng. Res. Center, SouthEast Univ., Nanjing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National ASIC System Engineering Research Center, Nanjing, China","institution_ids":[]},{"raw_affiliation_string":"Nat. ASIC Syst. Eng. Res. Center, SouthEast Univ., Nanjing, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036023084","display_name":"Shaojun Wei","orcid":"https://orcid.org/0000-0001-5117-7920"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shaojun Wei","raw_affiliation_strings":["Institute of Microelectronics, National Laboratory for Information Science and Technology, Beijing, China","Nat. Lab. for Inf. Sci. & Technol., Tsinghua Univ., Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, National Laboratory for Information Science and Technology, Beijing, China","institution_ids":["https://openalex.org/I4210119392"]},{"raw_affiliation_string":"Nat. Lab. for Inf. Sci. & Technol., Tsinghua Univ., Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.803,"has_fulltext":false,"cited_by_count":30,"citation_normalized_percentile":{"value":0.90551669,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":"22","issue":"5","first_page":"983","last_page":"994"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.819205641746521},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7970796823501587},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.6038572192192078},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.5619868040084839},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5571858286857605},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.509264349937439},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4986433982849121},{"id":"https://openalex.org/keywords/access-time","display_name":"Access time","score":0.49155744910240173},{"id":"https://openalex.org/keywords/data-access","display_name":"Data access","score":0.4840599596500397},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4829089641571045},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4548895061016083},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43964773416519165},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.37123143672943115},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.26546838879585266},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15014630556106567},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.1067819893360138},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.08073380589485168}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.819205641746521},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7970796823501587},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.6038572192192078},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5619868040084839},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5571858286857605},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.509264349937439},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4986433982849121},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.49155744910240173},{"id":"https://openalex.org/C47487241","wikidata":"https://www.wikidata.org/wiki/Q5227230","display_name":"Data access","level":2,"score":0.4840599596500397},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4829089641571045},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4548895061016083},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43964773416519165},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.37123143672943115},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26546838879585266},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15014630556106567},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.1067819893360138},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.08073380589485168},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2013.2263155","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2263155","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1979871831","https://openalex.org/W2005563270","https://openalex.org/W2051819945","https://openalex.org/W2066814364","https://openalex.org/W2100297674","https://openalex.org/W2114372293","https://openalex.org/W2115294662","https://openalex.org/W2117883845","https://openalex.org/W2119162511","https://openalex.org/W2122608448","https://openalex.org/W2124029090","https://openalex.org/W2128712098","https://openalex.org/W2135050419","https://openalex.org/W2151133516","https://openalex.org/W2154522197","https://openalex.org/W2154761477","https://openalex.org/W2155884182","https://openalex.org/W2157961871","https://openalex.org/W2161577181","https://openalex.org/W2162901327","https://openalex.org/W3145237092","https://openalex.org/W4235095206","https://openalex.org/W4250486818","https://openalex.org/W6678171798","https://openalex.org/W6682656790"],"related_works":["https://openalex.org/W2133121403","https://openalex.org/W2158354218","https://openalex.org/W4232117715","https://openalex.org/W2160963468","https://openalex.org/W2107401056","https://openalex.org/W4389476357","https://openalex.org/W2561005478","https://openalex.org/W2043352873","https://openalex.org/W4381612949","https://openalex.org/W2546565930"],"abstract_inverted_index":{"The":[0,169,204],"coarse-grained":[1],"reconfigurable":[2,217,227],"architecture":[3],"(CGRA)":[4],"is":[5,135,257,278,296,333,340],"proven":[6],"to":[7,35,78,85,105,137,180,314],"be":[8,32,147],"energy":[9,338],"efficient":[10],"in":[11,101,132,174,177,195,211,225,254,275,285],"several":[12,201],"specific":[13],"domains.":[14],"In":[15,49,94,152],"CGRAs,":[16],"the":[17,23,27,55,61,68,72,80,87,91,95,97,108,112,117,124,133,142,153,155,165,175,182,190,196,207,241,249,263,265,276,328,331,337],"on-chip":[18,81,156,267],"memory":[19,25,29,70,74,82,186,199,269],"hierarchy,":[20],"which":[21],"contains":[22],"context":[24,58,69,119,125,251],"and":[26,46,60,71,84,90,149,206,281,290],"data":[28,73,157,171,192,268],"organizations,":[30],"should":[31],"well":[33],"considered":[34],"achieve":[36,138,315],"appropriate":[37],"tradeoffs":[38],"among":[39],"three":[40],"aspects:":[41],"1)":[42],"performance;":[43],"2)":[44],"area;":[45],"3)":[47],"power.":[48],"this":[50],"paper,":[51],"two":[52,161],"techniques":[53],"called":[54,215,231],"hierarchical":[56,103],"configuration":[57],"(HCC)":[59],"lifetime-based":[62],"data-memory":[63],"organization":[64],"(LDO)":[65],"focusing":[66],"on":[67,164,298],"organizations":[75],"are":[76,99,158,172,193,209,223],"proposed":[77,136],"compress":[79],"space":[83,187],"reduce":[86],"reconfiguration":[88],"time":[89,202],"data-reference":[92],"time.":[93],"HCC,":[96,242],"contexts":[98,145],"constructed":[100],"a":[102,212,226,245,299,310],"fashion":[104],"completely":[106],"eliminate":[107],"repetitive":[109],"portions":[110],"of":[111,167,185,240,262,283,330],"contexts,":[113],"not":[114],"only":[115,279],"reducing":[116],"overall":[118],"storage,":[120],"but":[121],"also":[122],"alleviating":[123],"transportation":[126],"overhead.":[127],"A":[128],"fast":[129,139],"context-indexing":[130],"mechanism":[131],"HCC":[134,205],"reconfiguration,":[140],"as":[141,216,232],"hierarchically":[143],"organized":[144],"can":[146],"located":[148],"accessed":[150],"conveniently.":[151],"LDO,":[154,264],"classified":[159],"into":[160],"types,":[162],"based":[163],"lifetime":[166],"data.":[168],"short-lifetime":[170],"stored":[173,194],"first":[176,178],"out":[179],"increase":[181],"reuse":[183],"ratio":[184],"automatically,":[188],"whereas":[189,336],"long-lifetime":[191],"radom":[197],"access":[198],"for":[200],"references.":[203],"LDO":[208],"used":[210],"CGRA":[213],"core":[214],"processing":[218],"unit":[219],"(RPU).":[220],"Two":[221],"RPUs":[222],"integrated":[224],"computing":[228],"processor":[229],"(RCP)":[230],"REconfigurable":[233],"MUlti-media":[234],"System,":[235],"High-Performance":[236],"Processor":[237],"(REMUS_HPP).":[238],"Because":[239,261],"compared":[243],"with":[244,305,326],"traditional":[246],"nonhierarchical":[247],"system,":[248],"total":[250],"storage":[252],"required":[253],"H.264":[255,322],"decoding":[256],"reduced":[258],"by":[259],"77%.":[260],"normalized":[266],"size":[270],"at":[271,319],"same":[272],"performance":[273,329],"level":[274],"REMUS_HPP":[277,295,332],"23.8%":[280],"14.8%":[282],"those":[284],"XPP-III":[286],"(a":[287,292],"high-performance":[288],"RCP)":[289],"ADRES":[291],"low-power":[293],"RCP).":[294],"implemented":[297],"48.9-mm":[300],"<sup":[301],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[302],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[303],"silicon":[304],"TSMC":[306],"65-nm":[307],"technology,":[308],"using":[309],"200-MHz":[311],"working":[312],"frequency":[313],"1920":[316],"\u00d7":[317],"1088":[318],"30":[320],"fps":[321],"high-profile":[323],"decoding.":[324],"Compared":[325],"XPP-III,":[327],"1.81\u00d7":[334],"boosted,":[335],"efficiency":[339],"4.75\u00d7":[341],"higher.":[342]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":5},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}