{"id":"https://openalex.org/W2144441564","doi":"https://doi.org/10.1109/tvlsi.2013.2260186","title":"High-Resolution All-Digital Duty-Cycle Corrector in 65-nm CMOS Technology","display_name":"High-Resolution All-Digital Duty-Cycle Corrector in 65-nm CMOS Technology","publication_year":2013,"publication_date":"2013-06-04","ids":{"openalex":"https://openalex.org/W2144441564","doi":"https://doi.org/10.1109/tvlsi.2013.2260186","mag":"2144441564"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2013.2260186","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2260186","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039183654","display_name":"Ching-Che Chung","orcid":"https://orcid.org/0000-0003-1398-4320"},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ching-Che Chung","raw_affiliation_strings":["Department of Computer Science and Information Engineering, National Chung Cheng University, Chia-Yi, Taiwan","Dept. of Comput. Sci. & Information Eng., Nat. Chung Cheng Univ., Chiayi, Taiwan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Chung Cheng University, Chia-Yi, Taiwan","institution_ids":["https://openalex.org/I148099254"]},{"raw_affiliation_string":"Dept. of Comput. Sci. & Information Eng., Nat. Chung Cheng Univ., Chiayi, Taiwan#TAB#","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033442567","display_name":"Duo Sheng","orcid":"https://orcid.org/0000-0003-3485-2095"},"institutions":[{"id":"https://openalex.org/I114150738","display_name":"Fu Jen Catholic University","ror":"https://ror.org/04je98850","country_code":"TW","type":"education","lineage":["https://openalex.org/I114150738"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Duo Sheng","raw_affiliation_strings":["Department of Electrical Engineering, Fu Jen Catholic University, New Taipei, Taiwan","Dept. of Electr. Eng., Fu Jen Catholic Univ., New Taipei, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Fu Jen Catholic University, New Taipei, Taiwan","institution_ids":["https://openalex.org/I114150738"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Fu Jen Catholic Univ., New Taipei, Taiwan","institution_ids":["https://openalex.org/I114150738"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031729079","display_name":"Sung-En Shen","orcid":null},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Sung-En Shen","raw_affiliation_strings":["Department of Computer Science and Information Engineering, National Chung Cheng University, Chia-Yi, Taiwan","Dept. of Comput. Sci. & Information Eng., Nat. Chung Cheng Univ., Chiayi, Taiwan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Chung Cheng University, Chia-Yi, Taiwan","institution_ids":["https://openalex.org/I148099254"]},{"raw_affiliation_string":"Dept. of Comput. Sci. & Information Eng., Nat. Chung Cheng Univ., Chiayi, Taiwan#TAB#","institution_ids":["https://openalex.org/I148099254"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.6803,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.86326774,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"22","issue":"5","first_page":"1096","last_page":"1105"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.7374684810638428},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6414352655410767},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5958189368247986},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5150434970855713},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.47910454869270325},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.4314796030521393},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2957327961921692},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2724623680114746},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25381964445114136},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08839383721351624},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.07815980911254883}],"concepts":[{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.7374684810638428},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6414352655410767},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5958189368247986},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5150434970855713},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.47910454869270325},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.4314796030521393},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2957327961921692},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2724623680114746},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25381964445114136},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08839383721351624},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.07815980911254883}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2013.2260186","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2260186","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.700.5985","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.700.5985","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.ccu.edu.tw/%7Ewildwolf/pdf.files/tvlsi2014-1.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8199999928474426,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G2847603721","display_name":null,"funder_award_id":"NSC-101-2221-E-194-063","funder_id":"https://openalex.org/F4320321040","funder_display_name":"National Science Council"}],"funders":[{"id":"https://openalex.org/F4320321040","display_name":"National Science Council","ror":"https://ror.org/02kv4zf79"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1579351173","https://openalex.org/W1925667094","https://openalex.org/W1971152372","https://openalex.org/W1992867111","https://openalex.org/W1993588700","https://openalex.org/W2000982117","https://openalex.org/W2021089016","https://openalex.org/W2043584381","https://openalex.org/W2070555782","https://openalex.org/W2079269230","https://openalex.org/W2105598490","https://openalex.org/W2106036934","https://openalex.org/W2108435403","https://openalex.org/W2110815580","https://openalex.org/W2110921254","https://openalex.org/W2116436053","https://openalex.org/W2120912680","https://openalex.org/W2132974821","https://openalex.org/W2133210053","https://openalex.org/W2144109350","https://openalex.org/W2161511118","https://openalex.org/W2161700969","https://openalex.org/W2163095973","https://openalex.org/W2545027617","https://openalex.org/W6634568612","https://openalex.org/W6640183248","https://openalex.org/W6643195083","https://openalex.org/W6661353760","https://openalex.org/W6675771889","https://openalex.org/W6679566354"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W2617868873","https://openalex.org/W3204141294","https://openalex.org/W2900105712","https://openalex.org/W4386230336","https://openalex.org/W4306968100","https://openalex.org/W4385507351","https://openalex.org/W881306924","https://openalex.org/W2808114008","https://openalex.org/W2109445684"],"abstract_inverted_index":{"In":[0,43,86,147],"high-speed":[1],"data":[2,8,28],"transmission":[3],"applications,":[4],"such":[5],"as":[6],"double":[7,12],"rate":[9],"memory":[10],"and":[11,18,103,131,143,152,164],"sampling":[13],"analog-to-digital":[14],"converter,":[15],"the":[16,22,40,67,75,88,100,105,118,122,129,135,149],"positive":[17],"negative":[19],"edges":[20],"of":[21,39,121,141],"system":[23,41],"clock":[24,54],"are":[25,57,154,173],"utilized":[26],"for":[27,128,134,176],"sampling.":[29],"Thus,":[30],"these":[31],"systems":[32],"require":[33],"an":[34,157],"exact":[35],"50%":[36,80],"duty":[37,77],"cycle":[38,78],"clock.":[42],"this":[44],"paper,":[45],"two":[46],"wide-range":[47],"all-digital":[48,158],"duty-cycle":[49],"correctors":[50],"(ADDCCs)":[51],"with":[52,81,137],"output":[53,76],"phase":[55,70],"alignment":[56],"presented.":[58],"The":[59],"proposed":[60,89,123,150],"phase-alignment":[61],"ADDCC":[62,91],"(PA-ADDCC)":[63],"not":[64],"only":[65],"achieves":[66],"desired":[68],"output/input":[69],"alignment,":[71],"but":[72],"also":[73],"maintains":[74],"at":[79],"a":[82,94,110,138],"short":[83],"locking":[84],"time.":[85],"addition,":[87,148],"high-resolution":[90],"(HR-ADDCC)":[92],"without":[93],"half-cycle":[95],"delay":[96,101,106],"line":[97],"can":[98],"improve":[99],"resolution":[102,140],"mitigate":[104],"mismatch":[107],"problem":[108],"in":[109,156,167],"nanometer":[111],"CMOS":[112],"process.":[113],"Experimental":[114],"results":[115],"show":[116],"that":[117],"frequency":[119],"range":[120],"ADDCCs":[124],"is":[125],"263-1020":[126],"MHz":[127,133],"PA-ADDCC":[130,151],"200-1066":[132],"HR-ADDCC":[136,153],"DCC":[139],"3.5":[142],"1.75":[144],"ps,":[145],"respectively.":[146],"implemented":[155],"manner":[159],"to":[160],"reduce":[161],"circuit":[162],"complexity":[163],"leakage":[165],"power":[166],"advanced":[168],"process":[169],"technologies":[170],"and,":[171],"thus,":[172],"very":[174],"suitable":[175],"system-on-chip":[177],"applications.":[178]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}