{"id":"https://openalex.org/W2065479216","doi":"https://doi.org/10.1109/tvlsi.2013.2257900","title":"Low-Cost Per-Core Voltage Domain Support for Power-Constrained High-Performance Processors","display_name":"Low-Cost Per-Core Voltage Domain Support for Power-Constrained High-Performance Processors","publication_year":2013,"publication_date":"2013-05-29","ids":{"openalex":"https://openalex.org/W2065479216","doi":"https://doi.org/10.1109/tvlsi.2013.2257900","mag":"2065479216"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2013.2257900","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2257900","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076543905","display_name":"Abhishek Sinkar","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Abhishek A. Sinkar","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin-Madison, Madison, WI, USA","Dept. of Electr. & Comput. Eng., Univ. of Wisconsin Madison, Madison, WI, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin-Madison, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Wisconsin Madison, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044049776","display_name":"Hamid Ghasemi","orcid":"https://orcid.org/0000-0001-5305-3331"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hamid Reza Ghasemi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin-Madison, Madison, WI, USA","Dept. of Electr. & Comput. Eng., Univ. of Wisconsin Madison, Madison, WI, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin-Madison, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Wisconsin Madison, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103196891","display_name":"Michael Schulte","orcid":"https://orcid.org/0000-0003-1305-406X"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael J. Schulte","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin-Madison, Madison, WI, USA","Dept. of Electr. & Comput. Eng., Univ. of Wisconsin Madison, Madison, WI, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin-Madison, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Wisconsin Madison, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018104631","display_name":"Ulya R. Karpuzcu","orcid":"https://orcid.org/0000-0001-9238-4256"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ulya R. Karpuzcu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA","Dept. of Electr. & Comput. Eng, Univ. of Minnesota, Minneapolis, MN, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, Univ. of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037648751","display_name":"Nam Sung Kim","orcid":"https://orcid.org/0000-0002-0442-5634"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nam Sung Kim","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin-Madison, Madison, WI, USA","Dept. of Electr. & Comput. Eng., Univ. of Wisconsin Madison, Madison, WI, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin-Madison, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Wisconsin Madison, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5076543905"],"corresponding_institution_ids":["https://openalex.org/I135310074"],"apc_list":null,"apc_paid":null,"fwci":2.8374,"has_fulltext":false,"cited_by_count":29,"citation_normalized_percentile":{"value":0.91337272,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"22","issue":"4","first_page":"747","last_page":"758"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6660911440849304},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.6563825607299805},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5637584328651428},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5172094106674194},{"id":"https://openalex.org/keywords/cpu-core-voltage","display_name":"CPU core voltage","score":0.5104402899742126},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5101526379585266},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.5098592638969421},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.48792240023612976},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.4703167974948883},{"id":"https://openalex.org/keywords/voltage-regulator","display_name":"Voltage regulator","score":0.45724865794181824},{"id":"https://openalex.org/keywords/power-domains","display_name":"Power domains","score":0.41141775250434875},{"id":"https://openalex.org/keywords/power-management","display_name":"Power management","score":0.41047564148902893},{"id":"https://openalex.org/keywords/voltage-optimisation","display_name":"Voltage optimisation","score":0.3989277184009552},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35791024565696716},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.34978020191192627},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.31128597259521484},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.19319865107536316},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.17744046449661255},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11019963026046753}],"concepts":[{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6660911440849304},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.6563825607299805},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5637584328651428},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5172094106674194},{"id":"https://openalex.org/C55038917","wikidata":"https://www.wikidata.org/wiki/Q453979","display_name":"CPU core voltage","level":5,"score":0.5104402899742126},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5101526379585266},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.5098592638969421},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.48792240023612976},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.4703167974948883},{"id":"https://openalex.org/C110706871","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Voltage regulator","level":3,"score":0.45724865794181824},{"id":"https://openalex.org/C16021271","wikidata":"https://www.wikidata.org/wiki/Q17152552","display_name":"Power domains","level":3,"score":0.41141775250434875},{"id":"https://openalex.org/C2778774385","wikidata":"https://www.wikidata.org/wiki/Q4437810","display_name":"Power management","level":3,"score":0.41047564148902893},{"id":"https://openalex.org/C46529443","wikidata":"https://www.wikidata.org/wiki/Q7940750","display_name":"Voltage optimisation","level":4,"score":0.3989277184009552},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35791024565696716},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.34978020191192627},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.31128597259521484},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.19319865107536316},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.17744046449661255},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11019963026046753},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2013.2257900","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2257900","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8700000047683716,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1606011634","https://openalex.org/W2014132352","https://openalex.org/W2023433806","https://openalex.org/W2034919323","https://openalex.org/W2048085362","https://openalex.org/W2054687019","https://openalex.org/W2054989520","https://openalex.org/W2070061481","https://openalex.org/W2078423579","https://openalex.org/W2081186910","https://openalex.org/W2100065836","https://openalex.org/W2101360724","https://openalex.org/W2104196799","https://openalex.org/W2107598857","https://openalex.org/W2114522727","https://openalex.org/W2115611348","https://openalex.org/W2116175063","https://openalex.org/W2134782496","https://openalex.org/W2135021459","https://openalex.org/W2141721356","https://openalex.org/W2145473619","https://openalex.org/W2150283124","https://openalex.org/W2153717200","https://openalex.org/W2164264749","https://openalex.org/W2535121918","https://openalex.org/W3140261852","https://openalex.org/W3141847830","https://openalex.org/W4240567521","https://openalex.org/W6636004210","https://openalex.org/W6675438776","https://openalex.org/W6677377052","https://openalex.org/W6682356526"],"related_works":["https://openalex.org/W4247771894","https://openalex.org/W2149069958","https://openalex.org/W2008637670","https://openalex.org/W576646735","https://openalex.org/W2020434689","https://openalex.org/W2138778793","https://openalex.org/W2012794591","https://openalex.org/W2034989381","https://openalex.org/W2066983888","https://openalex.org/W2147614189"],"abstract_inverted_index":{"Per-core":[0],"voltage":[1,18,30,34,42,90,103],"domains":[2,35],"can":[3,60,134,140,157],"improve":[4],"performance":[5,119],"under":[6,120],"a":[7,16,46,74,82,121,172],"power":[8,84,122,159],"constraint.":[9],"Most":[10],"commercial":[11],"processors,":[12],"however,":[13],"only":[14],"have":[15],"single":[17,29],"domain":[19,31],"for":[20,49,68,108],"all":[21],"processor":[22],"cores.":[23],"This":[24],"is":[25,94],"because":[26],"splitting":[27],"the":[28,50,97,113,166],"into":[32],"per-core":[33,89,126,167],"and":[36,52,124],"powering":[37],"them":[38],"with":[39,70,130],"multiple":[40],"off-chip":[41],"regulators":[43],"(VRs)":[44],"incur":[45],"high":[47,142,162],"cost":[48],"platform":[51],"package":[53],"designs.":[54],"Although":[55],"using":[56,154,165],"on-chip":[57,168],"switching":[58,169],"VRs":[59,69,138,170],"be":[61],"an":[62],"alternative":[63],"solution,":[64],"integrating":[65],"high-quality":[66],"inductors":[67],"cores":[71],"has":[72],"been":[73],"technical":[75],"challenge.":[76],"In":[77],"this":[78],"paper,":[79],"we":[80],"propose":[81],"cost-effective":[83],"delivery":[85],"technique":[86,93,156],"to":[87,117],"support":[88],"domains.":[91],"Our":[92,148],"based":[95],"on":[96],"observations":[98],"that:":[99],"1)":[100],"core-to-core":[101],"(C2C)":[102],"variations":[104],"are":[105,115],"relatively":[106],"small":[107],"most":[109],"execution":[110],"intervals":[111],"when":[112],"voltages/frequencies":[114],"optimized":[116],"maximize":[118],"constraint":[123],"2)":[125],"power-gating":[127],"devices":[128],"augmented":[129],"feedback":[131],"control":[132],"circuitry":[133],"serve":[135],"as":[136,161,163],"low-cost":[137],"that":[139,152],"provide":[141],"efficiency":[143,160],"in":[144],"situations":[145],"like":[146],"1).":[147],"experimental":[149],"results":[150],"show":[151],"processors":[153],"our":[155],"achieve":[158],"those":[164],"at":[171],"much":[173],"lower":[174],"cost.":[175]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}