{"id":"https://openalex.org/W2073321629","doi":"https://doi.org/10.1109/tvlsi.2013.2255071","title":"Incremental Trace-Buffer Insertion for FPGA Debug","display_name":"Incremental Trace-Buffer Insertion for FPGA Debug","publication_year":2013,"publication_date":"2013-05-01","ids":{"openalex":"https://openalex.org/W2073321629","doi":"https://doi.org/10.1109/tvlsi.2013.2255071","mag":"2073321629"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2013.2255071","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2255071","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025451600","display_name":"Eddie Hung","orcid":"https://orcid.org/0000-0001-7670-116X"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Eddie Hung","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, Canada","Dept. of Electr. & Comput. Eng., Univ. of British Columbia., Vancouver, BC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of British Columbia., Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013246362","display_name":"Steven J. E. Wilton","orcid":"https://orcid.org/0000-0002-1241-6690"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Steven J. E. Wilton","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, Canada","Dept. of Electr. & Comput. Eng., Univ. of British Columbia., Vancouver, BC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of British Columbia., Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I141945490"],"apc_list":null,"apc_paid":null,"fwci":6.2289,"has_fulltext":false,"cited_by_count":39,"citation_normalized_percentile":{"value":0.96502258,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"22","issue":"4","first_page":"850","last_page":"863"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.8231656551361084},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7671269178390503},{"id":"https://openalex.org/keywords/trace","display_name":"TRACE (psycholinguistics)","score":0.7328699231147766},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.701876163482666},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6728195548057556},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6642621755599976},{"id":"https://openalex.org/keywords/tracing","display_name":"Tracing","score":0.6577580571174622},{"id":"https://openalex.org/keywords/background-debug-mode-interface","display_name":"Background debug mode interface","score":0.5631659030914307},{"id":"https://openalex.org/keywords/observability","display_name":"Observability","score":0.524504542350769},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4361304044723511},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.41720378398895264},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32475197315216064}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.8231656551361084},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7671269178390503},{"id":"https://openalex.org/C75291252","wikidata":"https://www.wikidata.org/wiki/Q1315756","display_name":"TRACE (psycholinguistics)","level":2,"score":0.7328699231147766},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.701876163482666},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6728195548057556},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6642621755599976},{"id":"https://openalex.org/C138673069","wikidata":"https://www.wikidata.org/wiki/Q322229","display_name":"Tracing","level":2,"score":0.6577580571174622},{"id":"https://openalex.org/C124774103","wikidata":"https://www.wikidata.org/wiki/Q4839640","display_name":"Background debug mode interface","level":3,"score":0.5631659030914307},{"id":"https://openalex.org/C36299963","wikidata":"https://www.wikidata.org/wiki/Q1369844","display_name":"Observability","level":2,"score":0.524504542350769},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4361304044723511},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.41720378398895264},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32475197315216064},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2013.2255071","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2255071","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W197484898","https://openalex.org/W1570833211","https://openalex.org/W1604136049","https://openalex.org/W2032699516","https://openalex.org/W2043788727","https://openalex.org/W2044605272","https://openalex.org/W2067272463","https://openalex.org/W2105993342","https://openalex.org/W2107662612","https://openalex.org/W2109560035","https://openalex.org/W2109918961","https://openalex.org/W2115402073","https://openalex.org/W2126343776","https://openalex.org/W2130934470","https://openalex.org/W2135660453","https://openalex.org/W2138383740","https://openalex.org/W2141261568","https://openalex.org/W2156041594","https://openalex.org/W2159381165","https://openalex.org/W2275304190","https://openalex.org/W2293356837","https://openalex.org/W4232904085","https://openalex.org/W4243913580","https://openalex.org/W4249551816","https://openalex.org/W4285719527","https://openalex.org/W6661723511","https://openalex.org/W6676052100"],"related_works":["https://openalex.org/W2361273971","https://openalex.org/W2351581202","https://openalex.org/W2978026406","https://openalex.org/W138412134","https://openalex.org/W2385068581","https://openalex.org/W2381166695","https://openalex.org/W4241045879","https://openalex.org/W3147005146","https://openalex.org/W2366346238","https://openalex.org/W2993910401"],"abstract_inverted_index":{"As":[0],"integrated":[1],"circuits":[2],"encapsulate":[3],"more":[4,32,34],"functionality":[5],"and":[6,33,113,151,181],"complexity,":[7],"verifying":[8],"that":[9,45,105,161],"these":[10,59],"devices":[11],"operate":[12],"correctly":[13],"under":[14],"all":[15],"scenarios":[16],"is":[17,61,72,110],"an":[18],"increasingly":[19],"difficult":[20],"task.":[21],"Rather":[22],"than":[23,169],"using":[24,50],"traditional":[25],"verification":[26],"techniques":[27,115],"such":[28],"as":[29],"software":[30],"simulation,":[31],"designers":[35],"are":[36,116],"taking":[37],"advantage":[38],"of":[39,64,84,145,155,190,197],"the":[40,62,77,94,106,120,128,138,152,156,187,191,198],"significantly":[41],"higher":[42],"clock":[43],"speeds":[44],"can":[46,164],"be":[47,98,165],"achieved":[48],"by":[49],"field-programmable":[51],"gate-array":[52],"(FPGA)-based":[53],"prototypes.":[54],"A":[55],"key":[56],"challenge":[57],"to":[58,73,79,97,118,140,148],"prototypes":[60],"lack":[63],"on-chip":[65],"observability":[66],"during":[67,136],"debugging;":[68],"one":[69],"popular":[70],"solution":[71,176],"insert":[74],"trace-buffers":[75],"into":[76],"design":[78],"record":[80],"a":[81,123,146,170,174,178,183],"limited":[82],"set":[83],"internal":[85,153],"signals,":[86],"but":[87],"modifying":[88],"this":[89,101],"trace":[90],"configuration":[91],"often":[92],"requires":[93],"entire":[95],"circuit":[96,108,193],"recompiled.":[99],"In":[100],"paper,":[102],"we":[103,159],"propose":[104],"original":[107,192],"mapping":[109],"fully":[111],"preserved":[112],"incremental":[114,162],"used":[117],"eliminate":[119],"need":[121],"for":[122,202],"full":[124,171],"recompilation,":[125,172],"thereby":[126],"accelerating":[127],"debugging":[129],"process.":[130],"By":[131],"exploiting":[132],"two":[133],"opportunities":[134],"available":[135],"trace-insertion:":[137],"ability":[139],"connect":[141],"from":[142],"any":[143,149],"point":[144],"signal":[147],"trace-pin,":[150],"symmetry":[154],"FPGA":[157],"architecture,":[158],"find":[160],"trace-insertion":[163],"98":[166],"times":[167],"faster":[168],"return":[173],"routing":[175],"with":[177],"shorter":[179],"wirelength,":[180],"have":[182],"negligible":[184],"effect":[185],"on":[186],"critical-path":[188],"delay":[189],"when":[194],"reclaiming":[195],"75%":[196],"leftover":[199],"memory":[200],"capacity":[201],"tracing.":[203]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":10},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}