{"id":"https://openalex.org/W2008288558","doi":"https://doi.org/10.1109/tvlsi.2013.2252473","title":"Survey and Analysis of Delay-Locked Loops Used in DRAM Interfaces","display_name":"Survey and Analysis of Delay-Locked Loops Used in DRAM Interfaces","publication_year":2013,"publication_date":"2013-08-02","ids":{"openalex":"https://openalex.org/W2008288558","doi":"https://doi.org/10.1109/tvlsi.2013.2252473","mag":"2008288558"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2013.2252473","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2252473","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100334306","display_name":"Hyun-Woo Lee","orcid":"https://orcid.org/0000-0001-5687-2877"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hyun-Woo Lee","raw_affiliation_strings":["Department of Nano-Semiconductor Engineering, Korea University, Seoul, Korea","Department of Nano Semiconductor Engineering, Korea University, Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Nano-Semiconductor Engineering, Korea University, Seoul, Korea","institution_ids":["https://openalex.org/I197347611"]},{"raw_affiliation_string":"Department of Nano Semiconductor Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100777100","display_name":"Chulwoo Kim","orcid":"https://orcid.org/0000-0003-4379-7905"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Chulwoo Kim","raw_affiliation_strings":["Department of Nano-Semiconductor Engineering, Korea University, Seoul, Korea","Department of Nano Semiconductor Engineering, Korea University, Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Nano-Semiconductor Engineering, Korea University, Seoul, Korea","institution_ids":["https://openalex.org/I197347611"]},{"raw_affiliation_string":"Department of Nano Semiconductor Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I197347611"],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":0.6171,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.73326271,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"22","issue":"4","first_page":"701","last_page":"711"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.9343107342720032},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8826470375061035},{"id":"https://openalex.org/keywords/lock","display_name":"Lock (firearm)","score":0.7747775316238403},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6451109647750854},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.45668402314186096},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.43145036697387695},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40567636489868164},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.37170374393463135},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.29235512018203735},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.28794220089912415},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22127100825309753},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10996711254119873},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09398961067199707}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9343107342720032},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8826470375061035},{"id":"https://openalex.org/C174839445","wikidata":"https://www.wikidata.org/wiki/Q1134386","display_name":"Lock (firearm)","level":2,"score":0.7747775316238403},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6451109647750854},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.45668402314186096},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.43145036697387695},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40567636489868164},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37170374393463135},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.29235512018203735},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.28794220089912415},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22127100825309753},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10996711254119873},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09398961067199707},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2013.2252473","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2252473","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":50,"referenced_works":["https://openalex.org/W139310291","https://openalex.org/W1534363799","https://openalex.org/W1540664825","https://openalex.org/W1566746153","https://openalex.org/W1569021891","https://openalex.org/W1572177522","https://openalex.org/W1576183573","https://openalex.org/W1576450352","https://openalex.org/W1675735732","https://openalex.org/W1727155093","https://openalex.org/W1821364423","https://openalex.org/W1974775547","https://openalex.org/W1978346157","https://openalex.org/W1983173319","https://openalex.org/W1996388455","https://openalex.org/W1997826936","https://openalex.org/W2014336938","https://openalex.org/W2034011126","https://openalex.org/W2061566786","https://openalex.org/W2086447087","https://openalex.org/W2092075230","https://openalex.org/W2092677096","https://openalex.org/W2102284281","https://openalex.org/W2103011017","https://openalex.org/W2103577260","https://openalex.org/W2107483742","https://openalex.org/W2111592345","https://openalex.org/W2120788787","https://openalex.org/W2128435409","https://openalex.org/W2132455089","https://openalex.org/W2132604329","https://openalex.org/W2143738690","https://openalex.org/W2148461267","https://openalex.org/W2150502087","https://openalex.org/W2160173333","https://openalex.org/W2161518222","https://openalex.org/W2162720403","https://openalex.org/W2546094853","https://openalex.org/W6632092942","https://openalex.org/W6634003223","https://openalex.org/W6637450622","https://openalex.org/W6637818061","https://openalex.org/W6644616491","https://openalex.org/W6653890980","https://openalex.org/W6673359156","https://openalex.org/W6673541384","https://openalex.org/W6675524675","https://openalex.org/W6678063790","https://openalex.org/W6679024429","https://openalex.org/W6729469803"],"related_works":["https://openalex.org/W2094329012","https://openalex.org/W2558486654","https://openalex.org/W1968064324","https://openalex.org/W1550227479","https://openalex.org/W2021301020","https://openalex.org/W2018125224","https://openalex.org/W3136073895","https://openalex.org/W1940835417","https://openalex.org/W2369998856","https://openalex.org/W4387431574"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"delay-locked":[3],"loops":[4],"(DLLs)":[5],"used":[6,85],"in":[7,37,53,95],"dynamic":[8],"random":[9],"access":[10,66],"memory":[11],"(DRAM)":[12],"are":[13,126],"analyzed.":[14,127],"DLLs":[15,81],"can":[16],"be":[17],"categorized":[18],"into":[19],"digital-":[20],"or":[21],"analog-based":[22],"topologies.":[23],"This":[24],"analysis":[25],"starts":[26],"with":[27],"an":[28],"explanation":[29],"of":[30,72],"technology":[31],"trends":[32,106],"regarding":[33,107],"DLL":[34,44,51],"for":[35,50],"DRAM":[36],"the":[38,69],"early":[39],"1990s":[40],"and":[41,46,74,114,120],"describes":[42],"important":[43],"specifications":[45],"design":[47],"approaches":[48],"necessary":[49],"use":[52],"DRAM:":[54],"lock":[55,57,59,116,118],"time,":[56],"range,":[58,117],"cycles,":[60,119],"tDQSCK":[61],"(DQS":[62],"rising":[63,70],"edge":[64,71],"output":[65],"time":[67,76,122],"from":[68,77,102,123],"CK),":[73],"wake-up":[75,121],"power":[78,108,113,124],"down":[79,125],"modes.":[80],"have":[82],"been":[83],"widely":[84],"since":[86],"2000":[87,103],"to":[88,99,104],"satisfy":[89],"high":[90],"operating":[91],"speed":[92],"requirements":[93],"inherent":[94],"DRAMs.":[96],"Finally,":[97],"referring":[98],"studies":[100],"published":[101],"2011,":[105],"consumption,":[109],"jitter,":[110,115],"relationship":[111],"between":[112]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}