{"id":"https://openalex.org/W1988975553","doi":"https://doi.org/10.1109/tvlsi.2013.2248765","title":"On Deadlock Problem of On-Chip Buses Supporting Out-of-Order Transactions","display_name":"On Deadlock Problem of On-Chip Buses Supporting Out-of-Order Transactions","publication_year":2013,"publication_date":"2013-03-29","ids":{"openalex":"https://openalex.org/W1988975553","doi":"https://doi.org/10.1109/tvlsi.2013.2248765","mag":"1988975553"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2013.2248765","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2248765","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070677065","display_name":"Chin-Yao Chang","orcid":"https://orcid.org/0000-0002-5972-0139"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chin-Yao Chang","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079657769","display_name":"Kuen-Jong Lee","orcid":"https://orcid.org/0000-0002-6690-0074"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kuen-Jong Lee","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]","institution_ids":["https://openalex.org/I91807558"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3773,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.64832586,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":"22","issue":"3","first_page":"484","last_page":"496"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/deadlock","display_name":"Deadlock","score":0.8213303685188293},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8144084215164185},{"id":"https://openalex.org/keywords/deadlock-prevention-algorithms","display_name":"Deadlock prevention algorithms","score":0.5874689221382141},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.5704818367958069},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5431463122367859},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4616794288158417},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.4603026509284973},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.43138769268989563},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.42556560039520264},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.42326873540878296},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3819383978843689},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.24079778790473938},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.09857681393623352}],"concepts":[{"id":"https://openalex.org/C159023740","wikidata":"https://www.wikidata.org/wiki/Q623276","display_name":"Deadlock","level":2,"score":0.8213303685188293},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8144084215164185},{"id":"https://openalex.org/C113429609","wikidata":"https://www.wikidata.org/wiki/Q4060699","display_name":"Deadlock prevention algorithms","level":3,"score":0.5874689221382141},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.5704818367958069},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5431463122367859},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4616794288158417},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.4603026509284973},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.43138769268989563},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.42556560039520264},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.42326873540878296},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3819383978843689},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.24079778790473938},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.09857681393623352},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2013.2248765","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2248765","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1985826505","https://openalex.org/W2008147375","https://openalex.org/W2096540124","https://openalex.org/W2110366946","https://openalex.org/W2116676741","https://openalex.org/W2128106436","https://openalex.org/W2133202425","https://openalex.org/W2151968406","https://openalex.org/W2157412134","https://openalex.org/W2172021740","https://openalex.org/W2245893006","https://openalex.org/W3152703111","https://openalex.org/W6647014580","https://openalex.org/W6676782573","https://openalex.org/W6685332105"],"related_works":["https://openalex.org/W2050076411","https://openalex.org/W4226119751","https://openalex.org/W1542183432","https://openalex.org/W2360686363","https://openalex.org/W2001478969","https://openalex.org/W1900787600","https://openalex.org/W2136552483","https://openalex.org/W2166954426","https://openalex.org/W4383684213","https://openalex.org/W2045082154"],"abstract_inverted_index":{"Modern":[0],"on-chip":[1,66],"communication":[2,18],"protocols":[3],"such":[4],"as":[5],"advanced":[6,14],"eXtensible":[7],"interface":[8],"and":[9,87,97],"open":[10],"core":[11],"protocol":[12],"support":[13],"transactions":[15,21,51],"to":[16,25,111,146],"improve":[17],"efficiency.":[19],"Out-of-order":[20],"that":[22,77,89,108,126,137],"allow":[23],"responses":[24],"be":[26,144],"returned":[27],"in":[28,40,64,93,104],"an":[29,37,65,105],"order":[30,35],"different":[31],"from":[32],"their":[33],"request":[34],"play":[36],"important":[38],"role":[39],"this":[41,57,117],"improvement.":[42],"However,":[43],"a":[44,74,84,90,112,121],"deadlock":[45,62,132],"situation":[46],"may":[47,109],"occur":[48],"if":[49,96,99],"these":[50],"are":[52],"not":[53],"properly":[54],"manipulated.":[55],"In":[56],"paper,":[58],"we":[59,119],"address":[60],"the":[61,81,94,100,130,140,153],"problem":[63],"bus":[67,85,101,113,123,131],"system":[68,86,102],"supporting":[69],"out-of-order":[70],"transactions.":[71],"We":[72],"present":[73],"graphic":[75],"model":[76],"can":[78,127,143],"well":[79],"represent":[80],"status":[82],"of":[83],"show":[88,136],"cycle":[91],"exists":[92],"graph":[95],"only":[98],"is":[103],"unsafe":[106],"state":[107],"lead":[110],"deadlock.":[114],"Based":[115],"on":[116],"model,":[118],"propose":[120],"novel":[122],"design":[124],"technique":[125,142],"efficiently":[128],"resolve":[129],"problem.":[133],"Experimental":[134],"results":[135],"buses":[138],"with":[139,152],"proposed":[141],"up":[145],"3.3":[147],"times":[148],"faster":[149],"than":[150],"those":[151],"currently":[154],"available":[155],"techniques.":[156]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}