{"id":"https://openalex.org/W2074295325","doi":"https://doi.org/10.1109/tvlsi.2013.2248764","title":"Design for Testability Support for Launch and Capture Power Reduction in Launch-Off-Shift and Launch-Off-Capture Testing","display_name":"Design for Testability Support for Launch and Capture Power Reduction in Launch-Off-Shift and Launch-Off-Capture Testing","publication_year":2013,"publication_date":"2013-04-15","ids":{"openalex":"https://openalex.org/W2074295325","doi":"https://doi.org/10.1109/tvlsi.2013.2248764","mag":"2074295325"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2013.2248764","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2248764","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081952251","display_name":"Samah Mohamed Saeed","orcid":"https://orcid.org/0000-0002-8107-3644"},"institutions":[{"id":"https://openalex.org/I90965887","display_name":"SUNY Polytechnic Institute","ror":"https://ror.org/000fxgx19","country_code":"US","type":"education","lineage":["https://openalex.org/I90965887"]},{"id":"https://openalex.org/I57206974","display_name":"New York University","ror":"https://ror.org/0190ak572","country_code":"US","type":"education","lineage":["https://openalex.org/I57206974"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Samah Mohamed Saeed","raw_affiliation_strings":["Computer Science Department, New York University Polytechnic Institute, New York, NY, USA","Comput. Sci. Dept., New York Univ. Polytech. Inst., New York, NY, USA"],"affiliations":[{"raw_affiliation_string":"Computer Science Department, New York University Polytechnic Institute, New York, NY, USA","institution_ids":["https://openalex.org/I90965887","https://openalex.org/I57206974"]},{"raw_affiliation_string":"Comput. Sci. Dept., New York Univ. Polytech. Inst., New York, NY, USA","institution_ids":["https://openalex.org/I90965887","https://openalex.org/I57206974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059987567","display_name":"Ozgur Sinanoglu","orcid":"https://orcid.org/0000-0003-0782-0397"},"institutions":[{"id":"https://openalex.org/I120250893","display_name":"New York University Abu Dhabi","ror":"https://ror.org/00e5k0821","country_code":"AE","type":"education","lineage":["https://openalex.org/I120250893","https://openalex.org/I57206974"]}],"countries":["AE"],"is_corresponding":false,"raw_author_name":"Ozgur Sinanoglu","raw_affiliation_strings":["Department of Computer Engineering, New York University Abu Dhabi, Abu Dhabi, UAE","Dept. of Comput. Eng., New York Univ. Abu Dhabi, Abu Dhabi, United Arab Emirates"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, New York University Abu Dhabi, Abu Dhabi, UAE","institution_ids":["https://openalex.org/I120250893"]},{"raw_affiliation_string":"Dept. of Comput. Eng., New York Univ. Abu Dhabi, Abu Dhabi, United Arab Emirates","institution_ids":["https://openalex.org/I120250893"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5081952251"],"corresponding_institution_ids":["https://openalex.org/I57206974","https://openalex.org/I90965887"],"apc_list":null,"apc_paid":null,"fwci":4.413,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.94482635,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"22","issue":"3","first_page":"516","last_page":"521"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.6472052931785583},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.6319858431816101},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.5914499759674072},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5779546499252319},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.5761677622795105},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5748320817947388},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.552026093006134},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5250746607780457},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5026965141296387},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.494547575712204},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.47013574838638306},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.46489280462265015},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3391724228858948},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.29703783988952637},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2808692157268524},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10384565591812134}],"concepts":[{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.6472052931785583},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.6319858431816101},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.5914499759674072},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5779546499252319},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.5761677622795105},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5748320817947388},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.552026093006134},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5250746607780457},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5026965141296387},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.494547575712204},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.47013574838638306},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.46489280462265015},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3391724228858948},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.29703783988952637},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2808692157268524},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10384565591812134},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2013.2248764","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2248764","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6200000047683716,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W1557977552","https://openalex.org/W1568407911","https://openalex.org/W1924975623","https://openalex.org/W1968575517","https://openalex.org/W2012053559","https://openalex.org/W2028350975","https://openalex.org/W2036707538","https://openalex.org/W2039868523","https://openalex.org/W2043735935","https://openalex.org/W2051987883","https://openalex.org/W2076315286","https://openalex.org/W2078174680","https://openalex.org/W2107203554","https://openalex.org/W2114502453","https://openalex.org/W2118744758","https://openalex.org/W2118952760","https://openalex.org/W2119691242","https://openalex.org/W2119854194","https://openalex.org/W2124638590","https://openalex.org/W2131535926","https://openalex.org/W2132665983","https://openalex.org/W2134293563","https://openalex.org/W2135615172","https://openalex.org/W2149280425","https://openalex.org/W2166163625","https://openalex.org/W2169839635","https://openalex.org/W3145605605","https://openalex.org/W4240748072","https://openalex.org/W4253662837","https://openalex.org/W6657384050","https://openalex.org/W6678766341"],"related_works":["https://openalex.org/W2786111245","https://openalex.org/W3009953521","https://openalex.org/W4285708951","https://openalex.org/W1991935474","https://openalex.org/W2369589212","https://openalex.org/W2021253405","https://openalex.org/W2091533492","https://openalex.org/W2323083271","https://openalex.org/W2802691720","https://openalex.org/W2543176856"],"abstract_inverted_index":{"At-speed":[0],"or":[1],"even":[2],"faster-than-at-speed":[3],"testing":[4],"of":[5,12,105,108,156,193],"VLSI":[6],"circuits":[7,14],"aims":[8],"for":[9,37,57,97,101,111,130,134,139],"high-quality":[10],"screening":[11],"the":[13,42,103,168,187,194,203],"by":[15],"targeting":[16],"performance-related":[17],"faults.":[18],"On":[19,41],"one":[20,129,133,138,171],"hand,":[21,44],"a":[22,106,119,148,160,173,182],"compact":[23],"test":[24,39,85,167,188,196],"set":[25,107,155,197],"with":[26],"highly":[27],"effective":[28],"patterns,":[29,157],"each":[30],"detecting":[31],"multiple":[32],"delay":[33],"faults,":[34],"is":[35],"desirable":[36],"lower":[38],"costs.":[40],"other":[43],"such":[45],"patterns":[46,109],"increase":[47],"switching":[48,77],"activity":[49,78],"during":[50],"launch":[51,177],"and":[52,59,113,137,178,191],"capture":[53,179],"operations.":[54],"Patterns":[55],"optimized":[56,110,195],"quality":[58,86,114,192],"cost":[60,112],"may":[61,80],"thus":[62],"end":[63],"up":[64],"violating":[65],"peak-power":[66],"constraints,":[67],"resulting":[68],"in":[69,84,118,159,181],"yield":[70],"loss,":[71],"while":[72,201],"pattern":[73,88,189],"generation":[74],"under":[75],"low":[76,120],"constraints":[79],"lead":[81],"to":[82,166],"loss":[83],"and/or":[87],"count":[89,190],"inflation.":[90],"In":[91],"this":[92],"paper,":[93],"we":[94,123],"propose":[95],"design":[96,149,169],"testability":[98],"(DfT)":[99],"support":[100,146],"enabling":[102],"use":[104],"as":[115],"is,":[116],"yet":[117],"power":[121,180],"manner;":[122],"develop":[124],"three":[125],"different":[126],"DfT":[127,145],"mechanisms,":[128],"launch-off":[131,135],"shift,":[132],"capture,":[136],"mixed":[140],"at-speed":[141],"testing.":[142],"The":[143],"proposed":[144],"enables":[147],"partitioning":[150],"approach,":[151],"where":[152],"any":[153],"given":[154],"generated":[158],"power-unaware":[161],"manner,":[162],"can":[163,198],"be":[164,199],"utilized":[165],"regions":[170],"at":[172],"time,":[174],"reducing":[175],"both":[176],"design-flow-compatible":[183],"manner.":[184],"This":[185],"way,":[186],"preserved,":[200],"lowering":[202],"launch/capture":[204],"power.":[205]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}