{"id":"https://openalex.org/W2024716026","doi":"https://doi.org/10.1109/tvlsi.2013.2247642","title":"Increase in Read Noise Margin of Single-Bit-Line SRAM Using Adiabatic Change of Word Line Voltage","display_name":"Increase in Read Noise Margin of Single-Bit-Line SRAM Using Adiabatic Change of Word Line Voltage","publication_year":2013,"publication_date":"2013-03-29","ids":{"openalex":"https://openalex.org/W2024716026","doi":"https://doi.org/10.1109/tvlsi.2013.2247642","mag":"2024716026"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2013.2247642","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2247642","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102841773","display_name":"Shunji Nakata","orcid":"https://orcid.org/0000-0002-4669-340X"},"institutions":[{"id":"https://openalex.org/I2251713219","display_name":"NTT (Japan)","ror":"https://ror.org/00berct97","country_code":"JP","type":"company","lineage":["https://openalex.org/I2251713219"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shunji Nakata","raw_affiliation_strings":["NTT Microsystem Integration Laboratory, Atsugi, Japan","NTT Microsyst. Integration Lab., Atsugi, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NTT Microsystem Integration Laboratory, Atsugi, Japan","institution_ids":["https://openalex.org/I2251713219"]},{"raw_affiliation_string":"NTT Microsyst. Integration Lab., Atsugi, Japan","institution_ids":["https://openalex.org/I2251713219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030249646","display_name":"Hiroki Hanazono","orcid":null},"institutions":[{"id":"https://openalex.org/I10091056","display_name":"Kanazawa University","ror":"https://ror.org/02hwp6a56","country_code":"JP","type":"education","lineage":["https://openalex.org/I10091056"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroki Hanazono","raw_affiliation_strings":["Graduate School of Natural Science, Kanazawa University, Kanazawa, Japan","Grad. Sch. of Natural Sci., Kanazawa Univ., Kanazawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Natural Science, Kanazawa University, Kanazawa, Japan","institution_ids":["https://openalex.org/I10091056"]},{"raw_affiliation_string":"Grad. Sch. of Natural Sci., Kanazawa Univ., Kanazawa, Japan","institution_ids":["https://openalex.org/I10091056"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003278716","display_name":"Hiroshi Makino","orcid":"https://orcid.org/0000-0001-6444-133X"},"institutions":[{"id":"https://openalex.org/I72375662","display_name":"Osaka Institute of Technology","ror":"https://ror.org/02znffm54","country_code":"JP","type":"education","lineage":["https://openalex.org/I72375662"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroshi Makino","raw_affiliation_strings":["Faculty of Information Science and Technology, Osaka Institute of Technology, Hirakata, Japan","Fac. of Inf. Sci. & Technol., Osaka Inst. of Technol., Hirakata, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Information Science and Technology, Osaka Institute of Technology, Hirakata, Japan","institution_ids":["https://openalex.org/I72375662"]},{"raw_affiliation_string":"Fac. of Inf. Sci. & Technol., Osaka Inst. of Technol., Hirakata, Japan","institution_ids":["https://openalex.org/I72375662"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024527951","display_name":"Hiroki Morimura","orcid":null},"institutions":[{"id":"https://openalex.org/I2251713219","display_name":"NTT (Japan)","ror":"https://ror.org/00berct97","country_code":"JP","type":"company","lineage":["https://openalex.org/I2251713219"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroki Morimura","raw_affiliation_strings":["NTT Microsystem Integration Laboratory, Atsugi, Japan","NTT Microsyst. Integration Lab., Atsugi, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NTT Microsystem Integration Laboratory, Atsugi, Japan","institution_ids":["https://openalex.org/I2251713219"]},{"raw_affiliation_string":"NTT Microsyst. Integration Lab., Atsugi, Japan","institution_ids":["https://openalex.org/I2251713219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102339198","display_name":"Masayuki Miyama","orcid":null},"institutions":[{"id":"https://openalex.org/I10091056","display_name":"Kanazawa University","ror":"https://ror.org/02hwp6a56","country_code":"JP","type":"education","lineage":["https://openalex.org/I10091056"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masayuki Miyama","raw_affiliation_strings":["Graduate School of Natural Science, Kanazawa University, Kanazawa, Japan","Grad. Sch. of Natural Sci., Kanazawa Univ., Kanazawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Natural Science, Kanazawa University, Kanazawa, Japan","institution_ids":["https://openalex.org/I10091056"]},{"raw_affiliation_string":"Grad. Sch. of Natural Sci., Kanazawa Univ., Kanazawa, Japan","institution_ids":["https://openalex.org/I10091056"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101675855","display_name":"Yoshio Matsuda","orcid":"https://orcid.org/0000-0003-0114-0219"},"institutions":[{"id":"https://openalex.org/I10091056","display_name":"Kanazawa University","ror":"https://ror.org/02hwp6a56","country_code":"JP","type":"education","lineage":["https://openalex.org/I10091056"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yoshio Matsuda","raw_affiliation_strings":["Graduate School of Natural Science, Kanazawa University, Kanazawa, Japan","Grad. Sch. of Natural Sci., Kanazawa Univ., Kanazawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Natural Science, Kanazawa University, Kanazawa, Japan","institution_ids":["https://openalex.org/I10091056"]},{"raw_affiliation_string":"Grad. Sch. of Natural Sci., Kanazawa Univ., Kanazawa, Japan","institution_ids":["https://openalex.org/I10091056"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.1138,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.88144689,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"22","issue":"3","first_page":"686","last_page":"690"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7234287261962891},{"id":"https://openalex.org/keywords/noise-margin","display_name":"Noise margin","score":0.653633177280426},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.500340461730957},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5002639293670654},{"id":"https://openalex.org/keywords/reading","display_name":"Reading (process)","score":0.4896391034126282},{"id":"https://openalex.org/keywords/line","display_name":"Line (geometry)","score":0.48307159543037415},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.47813880443573},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4745895564556122},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.45722973346710205},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.446994423866272},{"id":"https://openalex.org/keywords/voltage-divider","display_name":"Voltage divider","score":0.41483497619628906},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40783727169036865},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.32763993740081787},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22129085659980774},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09538796544075012},{"id":"https://openalex.org/keywords/electrode","display_name":"Electrode","score":0.07226869463920593}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7234287261962891},{"id":"https://openalex.org/C179499742","wikidata":"https://www.wikidata.org/wiki/Q1324892","display_name":"Noise margin","level":4,"score":0.653633177280426},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.500340461730957},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5002639293670654},{"id":"https://openalex.org/C554936623","wikidata":"https://www.wikidata.org/wiki/Q199657","display_name":"Reading (process)","level":2,"score":0.4896391034126282},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.48307159543037415},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.47813880443573},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4745895564556122},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.45722973346710205},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.446994423866272},{"id":"https://openalex.org/C49324399","wikidata":"https://www.wikidata.org/wiki/Q466758","display_name":"Voltage divider","level":3,"score":0.41483497619628906},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40783727169036865},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.32763993740081787},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22129085659980774},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09538796544075012},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.07226869463920593},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2013.2247642","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2247642","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.9200000166893005}],"awards":[{"id":"https://openalex.org/G7164198265","display_name":"Stabilization of SRAM according to fluctuation of transistor characteristics","funder_award_id":"23560423","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"}],"funders":[{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1543643719","https://openalex.org/W1589187674","https://openalex.org/W1753784006","https://openalex.org/W1837570977","https://openalex.org/W1979541290","https://openalex.org/W1993789287","https://openalex.org/W2028364018","https://openalex.org/W2029286699","https://openalex.org/W2071693325","https://openalex.org/W2097830563","https://openalex.org/W2098286658","https://openalex.org/W2098688943","https://openalex.org/W2098750459","https://openalex.org/W2112274478","https://openalex.org/W2119512278","https://openalex.org/W2122511470","https://openalex.org/W2127524870","https://openalex.org/W2136486818","https://openalex.org/W2144199584","https://openalex.org/W2144476274","https://openalex.org/W2149956781","https://openalex.org/W2155583994","https://openalex.org/W2170191597","https://openalex.org/W2170331381","https://openalex.org/W2540160302","https://openalex.org/W6635397181","https://openalex.org/W6681200084"],"related_works":["https://openalex.org/W2118528827","https://openalex.org/W2344380535","https://openalex.org/W2775062502","https://openalex.org/W2044270051","https://openalex.org/W2122999171","https://openalex.org/W4285609043","https://openalex.org/W2894151971","https://openalex.org/W3032966989","https://openalex.org/W2549050530","https://openalex.org/W1582224818"],"abstract_inverted_index":{"A":[0],"single-bit-line":[1],"(BL)":[2],"static":[3],"RAM":[4],"(SRAM)":[5],"circuit":[6,93,106],"that":[7,86,99,113],"employs":[8],"adiabatic":[9],"charging":[10],"of":[11,58,66,79,91,100,110],"a":[12,16,23,37,42,101,117],"word":[13],"line":[14],"during":[15],"read":[17,88],"operation":[18],"was":[19,94],"found":[20],"to":[21,62,69,75],"provide":[22],"large":[24],"dynamic":[25],"noise":[26,89],"margin":[27,90],"(DNM)":[28],"for":[29],"reading.":[30],"Single-BL":[31],"reading":[32,44,48],"is":[33,114],"achieved":[34],"by":[35],"using":[36],"left":[38],"access":[39],"transistor":[40],"and":[41],"shared":[43,47],"port.":[45],"The":[46],"port":[49],"greatly":[50],"reduces":[51],"the":[52,56,59,63,67,72,80,87,108],"BL":[53,60],"capacitance,":[54],"enabling":[55],"voltage":[57,74],"connected":[61],"low-voltage":[64],"node":[65],"flip-flop":[68],"change":[70,82],"from":[71],"precharge":[73],"GND.":[76],"An":[77],"analysis":[78],"time-wise":[81],"in":[83,121],"DNM":[84],"revealed":[85],"this":[92],"1.9":[95],"times":[96],"larger":[97],"than":[98,116],"conventional":[102,118],"two-BL":[103],"circuit.":[104],"This":[105],"enables":[107],"design":[109],"an":[111],"SRAM":[112],"smaller":[115],"one,":[119],"resulting":[120],"lower":[122],"energy":[123],"consumption.":[124]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":7}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}