{"id":"https://openalex.org/W1971507799","doi":"https://doi.org/10.1109/tvlsi.2013.2246876","title":"Integrated Algorithm for 3-D IC Through-Silicon Via Assignment","display_name":"Integrated Algorithm for 3-D IC Through-Silicon Via Assignment","publication_year":2013,"publication_date":"2013-03-11","ids":{"openalex":"https://openalex.org/W1971507799","doi":"https://doi.org/10.1109/tvlsi.2013.2246876","mag":"1971507799"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2013.2246876","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2246876","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100374771","display_name":"Xiaodong Liu","orcid":"https://orcid.org/0000-0001-8652-9818"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaodong Liu","raw_affiliation_strings":["Microelectronics Department, State Key Laboratory of ASIC and System, Shanghai, China","[Microelectron. Dept, Fudan Univ., Shanghai, China]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronics Department, State Key Laboratory of ASIC and System, Shanghai, China","institution_ids":["https://openalex.org/I4391767673"]},{"raw_affiliation_string":"[Microelectron. Dept, Fudan Univ., Shanghai, China]","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110117527","display_name":"Gary Yeap","orcid":"https://orcid.org/0000-0001-7080-4416"},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]},{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["CH","US"],"is_corresponding":false,"raw_author_name":"Gary Yeap","raw_affiliation_strings":["Synopsys Inc., Mountain View, CA, USA","Synopsys, Inc. Mountain View, CA USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys Inc., Mountain View, CA, USA","institution_ids":["https://openalex.org/I4210088951"]},{"raw_affiliation_string":"Synopsys, Inc. Mountain View, CA USA","institution_ids":["https://openalex.org/I1335490905"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062927280","display_name":"Jun Tao","orcid":"https://orcid.org/0000-0001-8742-687X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jun Tao","raw_affiliation_strings":["Microelectronics Department, State Key Laboratory of ASIC and System, Shanghai, China","[Microelectron. Dept, Fudan Univ., Shanghai, China]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronics Department, State Key Laboratory of ASIC and System, Shanghai, China","institution_ids":["https://openalex.org/I4391767673"]},{"raw_affiliation_string":"[Microelectron. Dept, Fudan Univ., Shanghai, China]","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064213921","display_name":"Xuan Zeng","orcid":"https://orcid.org/0000-0002-8097-4053"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xuan Zeng","raw_affiliation_strings":["Microelectronics Department, State Key Laboratory of ASIC and System, Shanghai, China","[Microelectron. Dept, Fudan Univ., Shanghai, China]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronics Department, State Key Laboratory of ASIC and System, Shanghai, China","institution_ids":["https://openalex.org/I4391767673"]},{"raw_affiliation_string":"[Microelectron. Dept, Fudan Univ., Shanghai, China]","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4801,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.67622777,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"22","issue":"3","first_page":"655","last_page":"666"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bipartite-graph","display_name":"Bipartite graph","score":0.790490984916687},{"id":"https://openalex.org/keywords/matching","display_name":"Matching (statistics)","score":0.6033775806427002},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.5468317270278931},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5306044220924377},{"id":"https://openalex.org/keywords/stack","display_name":"Stack (abstract data type)","score":0.5216774940490723},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.518215000629425},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5076225996017456},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5053949356079102},{"id":"https://openalex.org/keywords/through-silicon-via","display_name":"Through-silicon via","score":0.5046576261520386},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.48496031761169434},{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.47835320234298706},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.46340394020080566},{"id":"https://openalex.org/keywords/shortest-path-problem","display_name":"Shortest path problem","score":0.4447230398654938},{"id":"https://openalex.org/keywords/assignment-problem","display_name":"Assignment problem","score":0.43425604701042175},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.35965031385421753},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3364174962043762},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.24169978499412537},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.17326322197914124},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16270041465759277},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.14523902535438538},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.14031437039375305},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.10414332151412964},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06688639521598816}],"concepts":[{"id":"https://openalex.org/C197657726","wikidata":"https://www.wikidata.org/wiki/Q174733","display_name":"Bipartite graph","level":3,"score":0.790490984916687},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.6033775806427002},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.5468317270278931},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5306044220924377},{"id":"https://openalex.org/C9395851","wikidata":"https://www.wikidata.org/wiki/Q177929","display_name":"Stack (abstract data type)","level":2,"score":0.5216774940490723},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.518215000629425},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5076225996017456},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5053949356079102},{"id":"https://openalex.org/C45632049","wikidata":"https://www.wikidata.org/wiki/Q1578120","display_name":"Through-silicon via","level":3,"score":0.5046576261520386},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.48496031761169434},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.47835320234298706},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.46340394020080566},{"id":"https://openalex.org/C22590252","wikidata":"https://www.wikidata.org/wiki/Q1058754","display_name":"Shortest path problem","level":3,"score":0.4447230398654938},{"id":"https://openalex.org/C85044808","wikidata":"https://www.wikidata.org/wiki/Q620614","display_name":"Assignment problem","level":2,"score":0.43425604701042175},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.35965031385421753},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3364174962043762},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.24169978499412537},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.17326322197914124},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16270041465759277},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.14523902535438538},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.14031437039375305},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.10414332151412964},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06688639521598816},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2013.2246876","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2246876","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5899999737739563,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W73629738","https://openalex.org/W1927844004","https://openalex.org/W1967140769","https://openalex.org/W1969483458","https://openalex.org/W1977545325","https://openalex.org/W2022191808","https://openalex.org/W2069756028","https://openalex.org/W2082029044","https://openalex.org/W2112512494","https://openalex.org/W2117595194","https://openalex.org/W2159840835","https://openalex.org/W2161129061","https://openalex.org/W2165812496","https://openalex.org/W2165956524","https://openalex.org/W2166757575","https://openalex.org/W2171122650","https://openalex.org/W2222512263","https://openalex.org/W4213060235","https://openalex.org/W4232997774","https://openalex.org/W4245053922","https://openalex.org/W4246219036","https://openalex.org/W4254191750","https://openalex.org/W6671105736"],"related_works":["https://openalex.org/W2027159884","https://openalex.org/W1990828594","https://openalex.org/W2089377260","https://openalex.org/W2549021975","https://openalex.org/W2046139226","https://openalex.org/W2333804548","https://openalex.org/W2513353273","https://openalex.org/W1968957853","https://openalex.org/W2310189477","https://openalex.org/W3093450488"],"abstract_inverted_index":{"Through-silicon":[0],"via":[1],"(TSV)":[2],"with":[3,48,86],"flip-chip":[4],"packaging":[5],"is":[6,32,53,70],"a":[7,17],"technology":[8],"that":[9,39,58,80],"enables":[10],"vertical":[11],"integration":[12],"of":[13,29],"silicon":[14,77],"dies,":[15],"forming":[16],"single":[18],"3-D":[19,30,43],"IC":[20,44],"stack.":[21],"A":[22],"practical":[23],"model":[24],"for":[25,34],"preplaced":[26,42],"TSV":[27,45],"assignment":[28,46],"nets":[31],"proposed":[33],"this":[35],"technology.":[36],"We":[37],"prove":[38],"the":[40],"general":[41],"problem":[47],"more":[49],"than":[50],"two":[51],"dies":[52],"NP-complete.":[54],"An":[55],"integrated":[56],"algorithm":[57],"combines":[59],"shortest":[60],"path":[61],"search,":[62],"bipartite":[63],"matching,":[64],"min-cost":[65],"max-flow":[66],"calculation,":[67],"and":[68],"postprocessing":[69],"developed.":[71],"Experimental":[72],"results":[73,85],"using":[74],"actual":[75],"testing":[76],"data":[78],"demonstrate":[79],"our":[81],"flow":[82],"achieves":[83],"good":[84],"reasonable":[87],"runtime":[88],"when":[89],"compared":[90],"to":[91],"other":[92],"existing":[93],"works.":[94]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}