{"id":"https://openalex.org/W2168543911","doi":"https://doi.org/10.1109/tvlsi.2013.2246592","title":"Segmented Architecture for Successive Approximation Analog-to-Digital Converters","display_name":"Segmented Architecture for Successive Approximation Analog-to-Digital Converters","publication_year":2013,"publication_date":"2013-03-29","ids":{"openalex":"https://openalex.org/W2168543911","doi":"https://doi.org/10.1109/tvlsi.2013.2246592","mag":"2168543911"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2013.2246592","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2246592","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000415085","display_name":"Mehdi Saberi","orcid":"https://orcid.org/0000-0002-4222-7532"},"institutions":[{"id":"https://openalex.org/I86958956","display_name":"Ferdowsi University of Mashhad","ror":"https://ror.org/00g6ka752","country_code":"IR","type":"education","lineage":["https://openalex.org/I86958956"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mehdi Saberi","raw_affiliation_strings":["Department of Electrical Engineering, Ferdowsi University of Mashhad, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Ferdowsi University of Mashhad, Iran","institution_ids":["https://openalex.org/I86958956"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101600647","display_name":"Reza Lotfi","orcid":"https://orcid.org/0000-0002-8422-1809"},"institutions":[{"id":"https://openalex.org/I86958956","display_name":"Ferdowsi University of Mashhad","ror":"https://ror.org/00g6ka752","country_code":"IR","type":"education","lineage":["https://openalex.org/I86958956"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Reza Lotfi","raw_affiliation_strings":["Department of Electrical Engineering, Ferdowsi University of Mashhad, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Ferdowsi University of Mashhad, Iran","institution_ids":["https://openalex.org/I86958956"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I86958956"],"apc_list":null,"apc_paid":null,"fwci":2.2089,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.87390343,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"22","issue":"3","first_page":"593","last_page":"606"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/unary-operation","display_name":"Unary operation","score":0.7347795963287354},{"id":"https://openalex.org/keywords/differential-nonlinearity","display_name":"Differential nonlinearity","score":0.7236791849136353},{"id":"https://openalex.org/keywords/integral-nonlinearity","display_name":"Integral nonlinearity","score":0.6251538395881653},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.6172465682029724},{"id":"https://openalex.org/keywords/segmentation","display_name":"Segmentation","score":0.6097384095191956},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.5303707122802734},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.49401718378067017},{"id":"https://openalex.org/keywords/degree","display_name":"Degree (music)","score":0.45895180106163025},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.45808330178260803},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4542064070701599},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.43056654930114746},{"id":"https://openalex.org/keywords/analog-to-digital-converter","display_name":"Analog-to-digital converter","score":0.417539119720459},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4174264073371887},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.41455554962158203},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3618464469909668},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3315194845199585},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.25029826164245605},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2099476456642151},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16309183835983276},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1628301441669464},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1379391849040985},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.12628397345542908},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.08326247334480286}],"concepts":[{"id":"https://openalex.org/C78023250","wikidata":"https://www.wikidata.org/wiki/Q657596","display_name":"Unary operation","level":2,"score":0.7347795963287354},{"id":"https://openalex.org/C71217194","wikidata":"https://www.wikidata.org/wiki/Q575958","display_name":"Differential nonlinearity","level":3,"score":0.7236791849136353},{"id":"https://openalex.org/C130829357","wikidata":"https://www.wikidata.org/wiki/Q1665386","display_name":"Integral nonlinearity","level":4,"score":0.6251538395881653},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.6172465682029724},{"id":"https://openalex.org/C89600930","wikidata":"https://www.wikidata.org/wiki/Q1423946","display_name":"Segmentation","level":2,"score":0.6097384095191956},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.5303707122802734},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.49401718378067017},{"id":"https://openalex.org/C2775997480","wikidata":"https://www.wikidata.org/wiki/Q586277","display_name":"Degree (music)","level":2,"score":0.45895180106163025},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.45808330178260803},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4542064070701599},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.43056654930114746},{"id":"https://openalex.org/C2777271169","wikidata":"https://www.wikidata.org/wiki/Q190169","display_name":"Analog-to-digital converter","level":3,"score":0.417539119720459},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4174264073371887},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.41455554962158203},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3618464469909668},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3315194845199585},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.25029826164245605},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2099476456642151},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16309183835983276},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1628301441669464},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1379391849040985},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.12628397345542908},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.08326247334480286},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2013.2246592","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2246592","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320915","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":39,"referenced_works":["https://openalex.org/W1479900452","https://openalex.org/W1528298974","https://openalex.org/W1576745355","https://openalex.org/W1976807891","https://openalex.org/W1998594322","https://openalex.org/W2009066918","https://openalex.org/W2027800196","https://openalex.org/W2034254422","https://openalex.org/W2044781980","https://openalex.org/W2053779241","https://openalex.org/W2057064840","https://openalex.org/W2101004723","https://openalex.org/W2110148769","https://openalex.org/W2114450751","https://openalex.org/W2118814875","https://openalex.org/W2118997933","https://openalex.org/W2119397956","https://openalex.org/W2119540583","https://openalex.org/W2122275783","https://openalex.org/W2125521827","https://openalex.org/W2127384894","https://openalex.org/W2131424471","https://openalex.org/W2131792101","https://openalex.org/W2132406028","https://openalex.org/W2136215797","https://openalex.org/W2142753319","https://openalex.org/W2143327981","https://openalex.org/W2146770873","https://openalex.org/W2147112383","https://openalex.org/W2147402959","https://openalex.org/W2152776190","https://openalex.org/W2154979280","https://openalex.org/W2158543633","https://openalex.org/W2160403070","https://openalex.org/W2161285838","https://openalex.org/W2164563113","https://openalex.org/W2164819109","https://openalex.org/W4247114301","https://openalex.org/W6679775009"],"related_works":["https://openalex.org/W2020763429","https://openalex.org/W2032723334","https://openalex.org/W2183466071","https://openalex.org/W2143053393","https://openalex.org/W1985190699","https://openalex.org/W2168543911","https://openalex.org/W2124104717","https://openalex.org/W2339576513","https://openalex.org/W3102398180","https://openalex.org/W65293125"],"abstract_inverted_index":{"In":[0,37],"this":[1],"paper,":[2],"the":[3,28,33,44,48,52,57,61,66,72,84,87,108,112,126,130,135,139,152,156,160],"structure":[4],"of":[5,47,54,65,71,86,102,117,129,138,146,159,168],"a":[6,13,21,99,118,143,166],"binary-weighted":[7],"capacitive":[8,132],"digital-to-analog":[9],"converter":[10,16],"(DAC)":[11],"in":[12],"successive-approximation":[14],"analog-to-digital":[15],"(SA-ADC)":[17],"is":[18,91,107,148,163],"modified":[19],"to":[20,26,39,42,82],"unary":[22,55],"or":[23,104],"segmented":[24,67,140],"configuration":[25],"reduce":[27],"power":[29,58,127],"consumption":[30,59,128],"and":[31,60,96,134],"improve":[32],"static":[34,62],"linearity":[35,63],"performance.":[36],"order":[38],"be":[40],"able":[41],"choose":[43],"optimum":[45,109],"value":[46],"segmentation":[49,73,100,144],"degree":[50,74,101,145],"(i.e.,":[51],"number":[53],"bits),":[56],"behavior":[64],"architecture":[68],"as":[69],"functions":[70],"are":[75,80],"analyzed.":[76],"Circuit-level":[77],"simulation":[78],"results":[79,116],"presented":[81],"show":[83,124],"accuracy":[85],"proposed":[88],"equations.":[89],"It":[90],"shown":[92],"that":[93,125],"for":[94],"moderate":[95],"high-resolution":[97],"ADCs,":[98],"four":[103],"five":[105],"bits":[106],"choice":[110],"from":[111],"power-consumption":[113],"viewpoint.":[114],"Simulation":[115],"1":[119],"V,":[120],"10-bit,":[121],"100-kS/s":[122],"SA-ADC":[123],"entire":[131],"DAC":[133],"digital":[136],"circuit":[137],"implementation":[141],"with":[142],"4":[147],"30%":[149],"less":[150],"than":[151],"conventional":[153],"design":[154],"while":[155],"standard":[157],"deviation":[158],"differential":[161],"nonlinearity":[162],"reduced":[164],"by":[165],"factor":[167],"2\u221a(2).":[169]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}