{"id":"https://openalex.org/W1992277774","doi":"https://doi.org/10.1109/tvlsi.2013.2243177","title":"Eliminating Synchronization Latency Using Sequenced Latching","display_name":"Eliminating Synchronization Latency Using Sequenced Latching","publication_year":2013,"publication_date":"2013-02-12","ids":{"openalex":"https://openalex.org/W1992277774","doi":"https://doi.org/10.1109/tvlsi.2013.2243177","mag":"1992277774"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2013.2243177","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2243177","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047185553","display_name":"Ghaith Tarawneh","orcid":"https://orcid.org/0000-0001-6415-1658"},"institutions":[{"id":"https://openalex.org/I84884186","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70","country_code":"GB","type":"education","lineage":["https://openalex.org/I84884186"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Ghaith Tarawneh","raw_affiliation_strings":["Sch. of Electr. & Electron. Eng., Newcastle Univ., Newcastle Upon Tyne, UK"],"affiliations":[{"raw_affiliation_string":"Sch. of Electr. & Electron. Eng., Newcastle Univ., Newcastle Upon Tyne, UK","institution_ids":["https://openalex.org/I84884186"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029446985","display_name":"Alex Yakovlev","orcid":"https://orcid.org/0000-0003-0826-9330"},"institutions":[{"id":"https://openalex.org/I84884186","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70","country_code":"GB","type":"education","lineage":["https://openalex.org/I84884186"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Alex Yakovlev","raw_affiliation_strings":["Sch. of Electr. & Electron. Eng., Newcastle Univ., Newcastle Upon Tyne, UK"],"affiliations":[{"raw_affiliation_string":"Sch. of Electr. & Electron. Eng., Newcastle Univ., Newcastle Upon Tyne, UK","institution_ids":["https://openalex.org/I84884186"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103281227","display_name":"Terrence Mak","orcid":"https://orcid.org/0000-0003-1945-8292"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Terrence Mak","raw_affiliation_strings":["Dept. of Comput. Sci. & Eng., Chinese Univ. of Hong Kong, Shatin, China"],"affiliations":[{"raw_affiliation_string":"Dept. of Comput. Sci. & Eng., Chinese Univ. of Hong Kong, Shatin, China","institution_ids":["https://openalex.org/I177725633"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5047185553"],"corresponding_institution_ids":["https://openalex.org/I84884186"],"apc_list":null,"apc_paid":null,"fwci":0.6304,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.68118918,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"22","issue":"2","first_page":"408","last_page":"419"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/synchronizer","display_name":"Synchronizer","score":0.8255457878112793},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7989898920059204},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7866551280021667},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6325433254241943},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5601887106895447},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5415513515472412},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.5349712371826172},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4997098445892334},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4982731342315674},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4281918406486511},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4166979193687439},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.29121941328048706},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.16620612144470215},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10494577884674072}],"concepts":[{"id":"https://openalex.org/C66727535","wikidata":"https://www.wikidata.org/wiki/Q7662199","display_name":"Synchronizer","level":2,"score":0.8255457878112793},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7989898920059204},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7866551280021667},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6325433254241943},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5601887106895447},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5415513515472412},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.5349712371826172},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4997098445892334},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4982731342315674},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4281918406486511},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4166979193687439},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.29121941328048706},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.16620612144470215},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10494577884674072},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2013.2243177","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2013.2243177","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:eprints.soton.ac.uk:383050","is_oa":false,"landing_page_url":"https://eprints.soton.ac.uk/383050/","pdf_url":null,"source":{"id":"https://openalex.org/S4306401019","display_name":"ePrints Soton (University of Southampton)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I43439940","host_organization_name":"University of Southampton","host_organization_lineage":["https://openalex.org/I43439940"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1591360172","display_name":null,"funder_award_id":"EP/G066361/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G4912748367","display_name":null,"funder_award_id":"EP/I038551/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W1484915143","https://openalex.org/W2021574550","https://openalex.org/W2023223057","https://openalex.org/W2052006175","https://openalex.org/W2080587479","https://openalex.org/W2085176118","https://openalex.org/W2085344061","https://openalex.org/W2097944675","https://openalex.org/W2099736035","https://openalex.org/W2099880310","https://openalex.org/W2099919186","https://openalex.org/W2100144876","https://openalex.org/W2100596926","https://openalex.org/W2106417701","https://openalex.org/W2110897014","https://openalex.org/W2111207983","https://openalex.org/W2113486165","https://openalex.org/W2115673559","https://openalex.org/W2119616711","https://openalex.org/W2129926024","https://openalex.org/W2131781655","https://openalex.org/W2134157563","https://openalex.org/W2134425298","https://openalex.org/W2136814754","https://openalex.org/W2138148495","https://openalex.org/W2144835250","https://openalex.org/W2149265258","https://openalex.org/W2155142658","https://openalex.org/W2165716424","https://openalex.org/W2169306887","https://openalex.org/W3090229095","https://openalex.org/W4240683705","https://openalex.org/W4242521389","https://openalex.org/W6656372082","https://openalex.org/W6676717505","https://openalex.org/W6684279562"],"related_works":["https://openalex.org/W2380488590","https://openalex.org/W2381770863","https://openalex.org/W2387092654","https://openalex.org/W2378481815","https://openalex.org/W4243423627","https://openalex.org/W57228792","https://openalex.org/W2363501999","https://openalex.org/W2085176118","https://openalex.org/W2097709559","https://openalex.org/W2383170059"],"abstract_inverted_index":{"Modern":[0],"multicore":[1],"systems":[2],"have":[3],"a":[4,39,60,70],"large":[5],"number":[6,71],"of":[7,56,72,84],"components":[8],"operating":[9],"in":[10,32,88,94],"different":[11],"clock":[12],"domains":[13],"and":[14,66,86,91],"communicating":[15],"through":[16,59],"asynchronous":[17,35],"interfaces.":[18],"These":[19],"interfaces":[20],"use":[21],"synchronizer":[22],"circuits,":[23],"which":[24],"guard":[25],"against":[26],"metastability":[27],"failures":[28],"but":[29],"introduce":[30],"latency":[31,45],"processing":[33],"the":[34,54],"input.":[36],"We":[37,52],"propose":[38],"speculative":[40,101],"method":[41],"that":[42,78],"hides":[43],"synchronization":[44],"by":[46],"overlapping":[47],"it":[48,68],"with":[49],"computation":[50],"cycles.":[51],"verify":[53],"correctness":[55],"our":[57,79],"approach":[58,80],"field":[61],"programmable":[62],"gate":[63],"array":[64],"implementation":[65],"apply":[67],"to":[69,98],"synthesized":[73],"benchmarks.":[74],"Synthesis":[75],"results":[76],"reveal":[77],"achieves":[81],"average":[82],"savings":[83],"135%":[85],"204%":[87],"area":[89],"costs":[90,96],"nearly":[92],"100%":[93],"power":[95],"compared":[97],"two":[99],"similar":[100],"techniques":[102]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":3},{"year":2015,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}